Devipriya1921 / VSDBabySoC_ICC2Links
☆13Updated 2 years ago
Alternatives and similar repositories for VSDBabySoC_ICC2
Users that are interested in VSDBabySoC_ICC2 are comparing it to the libraries listed below
Sorting:
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆21Updated last week
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆12Updated last year
- ☆15Updated 2 years ago
- Design Verification Engineer interview preparation guide.☆33Updated last month
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated 2 years ago
- ☆12Updated 4 months ago
- ☆17Updated 2 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆75Updated last year
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆35Updated last month
- Architectural design of data router in verilog☆31Updated 5 years ago
- ☆47Updated 4 years ago
- System Verilog using Functional Verification☆12Updated last year
- 5 Day TCL begginer to advanced training workshop by VSD☆18Updated last year
- ☆17Updated last year
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆24Updated last year
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆20Updated last year
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆31Updated last year
- Introductory course into static timing analysis (STA).☆96Updated last month
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆26Updated last year
- Static Timing Analysis Full Course☆59Updated 2 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆64Updated 2 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆89Updated 2 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 4 years ago
- ☆19Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆74Updated 4 years ago
- A collection of commonly asked RTL design interview questions☆31Updated 8 years ago
- ☆21Updated last year
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆62Updated last year
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆40Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago