This project has files needed to design and characterise flipflop
☆21Jun 3, 2019Updated 6 years ago
Alternatives and similar repositories for flipflop_design
Users that are interested in flipflop_design are comparing it to the libraries listed below
Sorting:
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 6 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆14Dec 8, 2020Updated 5 years ago
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Oct 18, 2021Updated 4 years ago
- My KiCAD libraries☆21Dec 26, 2025Updated 2 months ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Jun 15, 2016Updated 9 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Updated this week
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆79Nov 26, 2020Updated 5 years ago
- ☆17Nov 4, 2024Updated last year
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆48Dec 6, 2020Updated 5 years ago
- Libre Silicon Compiler☆22Apr 13, 2021Updated 4 years ago
- Morphle Logic V1.0, an open hardware asynchronous runtime reconfigurable array ARRA or PPL,FPGA,CPLD☆23Feb 12, 2023Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Feb 24, 2026Updated last week
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- This repository is created for conducting RISC-V 5-day workshops☆23Jul 29, 2020Updated 5 years ago
- ☆26Sep 3, 2025Updated 6 months ago
- ☆30Aug 19, 2019Updated 6 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆29Jan 21, 2025Updated last year
- Free open source EDA tools☆66Oct 1, 2019Updated 6 years ago
- ☆10Nov 26, 2018Updated 7 years ago
- ☆64Dec 16, 2018Updated 7 years ago
- Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory…☆32Oct 18, 2018Updated 7 years ago
- ☆33Jul 28, 2020Updated 5 years ago
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆29Oct 25, 2020Updated 5 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆121Jul 31, 2021Updated 4 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆130Feb 3, 2026Updated last month
- ☆33Jan 24, 2020Updated 6 years ago
- OpenFPGA☆34Mar 12, 2018Updated 7 years ago
- ☆38Jul 11, 2022Updated 3 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆39Dec 24, 2020Updated 5 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Dec 4, 2020Updated 5 years ago
- Public repository of the UCSC CMPE220 class project☆10Oct 8, 2017Updated 8 years ago
- mojito☆12May 1, 2018Updated 7 years ago
- Latest KiCad installed inside a docker container from ppa:js-reynaud/ppa-kicad☆10Mar 23, 2015Updated 10 years ago
- ☆44Jan 26, 2020Updated 6 years ago