This project has files needed to design and characterise flipflop
☆21Jun 3, 2019Updated 6 years ago
Alternatives and similar repositories for flipflop_design
Users that are interested in flipflop_design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- ☆10Jun 11, 2018Updated 7 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆15Dec 8, 2020Updated 5 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 6 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Mar 18, 2026Updated last week
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Libre Silicon Compiler☆22Apr 13, 2021Updated 4 years ago
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Oct 18, 2021Updated 4 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Jun 15, 2016Updated 9 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Mar 18, 2026Updated last week
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆16Mar 31, 2021Updated 4 years ago
- Collection of simple interfaces for Digilent Pmods☆13Aug 3, 2023Updated 2 years ago
- ☆64Dec 16, 2018Updated 7 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- My KiCAD libraries☆22Dec 26, 2025Updated 3 months ago
- ☆27Sep 3, 2025Updated 6 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆79Nov 26, 2020Updated 5 years ago
- This repository contains all the information studied and created during the FPGA - Fabric, Design and Architecture workshop. It is primar…☆14Mar 28, 2022Updated 3 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆121Jul 31, 2021Updated 4 years ago
- ☆14Apr 13, 2025Updated 11 months ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Mar 18, 2026Updated last week
- Free open source EDA tools☆66Oct 1, 2019Updated 6 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆29Oct 25, 2020Updated 5 years ago
- ☆10Nov 26, 2018Updated 7 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 5 years ago
- ☆30Aug 19, 2019Updated 6 years ago
- Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory…☆31Oct 18, 2018Updated 7 years ago
- Morphle Logic V1.0, an open hardware asynchronous runtime reconfigurable array ARRA or PPL,FPGA,CPLD☆23Feb 12, 2023Updated 3 years ago
- [Complete] yes(1), silly edition☆12Oct 6, 2024Updated last year
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆49Dec 6, 2020Updated 5 years ago
- ☆18Nov 4, 2024Updated last year
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆13Jul 11, 2018Updated 7 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- This repository is created for conducting RISC-V 5-day workshops☆23Jul 29, 2020Updated 5 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆131Feb 3, 2026Updated last month
- OpenFPGA☆34Mar 12, 2018Updated 8 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆98Mar 6, 2025Updated last year
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Dec 4, 2020Updated 5 years ago