This project has files needed to design and characterise flipflop
☆21Jun 3, 2019Updated 7 years ago
Alternatives and similar repositories for flipflop_design
Users that are interested in flipflop_design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆166Apr 1, 2026Updated 2 months ago
- ☆11Jun 11, 2018Updated 8 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆15Dec 8, 2020Updated 5 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Jun 9, 2026Updated last week
- Libre Silicon Compiler☆22Apr 13, 2021Updated 5 years ago
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Oct 18, 2021Updated 4 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Jun 15, 2016Updated 10 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Jun 9, 2026Updated last week
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆17Mar 31, 2021Updated 5 years ago
- ☆65Dec 16, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Collection of simple interfaces for Digilent Pmods☆13Aug 3, 2023Updated 2 years ago
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- ☆30Sep 3, 2025Updated 9 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆83Nov 26, 2020Updated 5 years ago
- This repository contains all the information studied and created during the FPGA - Fabric, Design and Architecture workshop. It is primar…☆42Mar 28, 2022Updated 4 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆122Jul 31, 2021Updated 4 years ago
- ☆14Apr 13, 2025Updated last year
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Jun 9, 2026Updated last week
- Free open source EDA tools☆66Oct 1, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A C preprocessor designed to be embeddable, quick, light and fully compliant to ISO Standard 9899:1999, aka ISO C99, or simply, C99☆58Mar 21, 2015Updated 11 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆26Nov 15, 2021Updated 4 years ago
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆30Oct 25, 2020Updated 5 years ago
- ☆10Nov 26, 2018Updated 7 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 6 years ago
- ☆30Aug 19, 2019Updated 6 years ago
- Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory…☆31Oct 18, 2018Updated 7 years ago
- Morphle Logic V1.0, an open hardware asynchronous runtime reconfigurable array ARRA or PPL,FPGA,CPLD☆26Feb 12, 2023Updated 3 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆49Dec 6, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆18Nov 4, 2024Updated last year
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆14Jul 11, 2018Updated 7 years ago
- A VHDL implementation of SipHash☆13Feb 19, 2015Updated 11 years ago
- IP-core package generator for AXI4/Avalon☆23Nov 25, 2018Updated 7 years ago
- This repository is created for conducting RISC-V 5-day workshops☆23Jul 29, 2020Updated 5 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆133Jun 9, 2026Updated last week
- OpenFPGA☆34Mar 12, 2018Updated 8 years ago