manili / VSDBabySoC
VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.
☆33Updated 2 years ago
Related projects: ⓘ
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆60Updated 3 years ago
- ☆35Updated 2 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆41Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆57Updated 3 years ago
- Implementing Different Adder Structures in Verilog☆54Updated 5 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆13Updated 4 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆25Updated last year
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆37Updated 3 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆26Updated last year
- ☆16Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆34Updated last year
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆34Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆46Updated 2 years ago
- RTL development of Quad Serial Peripheral Interface (Quad-SPI) on QuestaSim using SystemVerilog.☆15Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆29Updated last month
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆21Updated 3 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆20Updated 4 years ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆19Updated 2 years ago
- ☆15Updated this week
- System Verilog BootCamp☆22Updated 2 years ago
- Python Tool for UVM Testbench Generation☆48Updated 4 months ago
- 5 Day TCL begginer to advanced training workshop by VSD☆15Updated 11 months ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆25Updated this week
- ☆11Updated last year
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆20Updated 2 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆18Updated 2 months ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆20Updated last year
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆36Updated 3 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆55Updated last year
- This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop☆31Updated 3 years ago