manili / VSDBabySoC
VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.
☆38Updated 3 years ago
Alternatives and similar repositories for VSDBabySoC:
Users that are interested in VSDBabySoC are comparing it to the libraries listed below
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆65Updated 4 years ago
- ☆40Updated 3 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆55Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 3 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆15Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- ☆12Updated 2 years ago
- ☆16Updated 2 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆44Updated last year
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆9Updated 6 months ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆19Updated 3 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆61Updated this week
- ☆12Updated 7 months ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆55Updated 2 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Updated 2 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆13Updated 3 years ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆25Updated 2 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆14Updated last year
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆21Updated 2 years ago
- Python Tool for UVM Testbench Generation☆50Updated 9 months ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆64Updated 3 weeks ago
- ☆20Updated last year
- ☆12Updated 3 weeks ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- Curriculum for a university course to teach chip design using open source EDA tools☆57Updated last year