efabless / caravel_user_projectLinks
https://caravel-user-project.readthedocs.io
☆218Updated 7 months ago
Alternatives and similar repositories for caravel_user_project
Users that are interested in caravel_user_project are comparing it to the libraries listed below
Sorting:
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆349Updated 7 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆313Updated 7 months ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆157Updated last year
- Fully Open Source FASOC generators built on top of open-source EDA tools☆292Updated 3 months ago
- ☆348Updated 2 years ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆357Updated this week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 months ago
- ☆116Updated 2 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆217Updated 11 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆187Updated 2 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆188Updated last week
- An overview of TL-Verilog resources and projects☆82Updated 6 months ago
- Fabric generator and CAD tools.☆198Updated last week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆294Updated last week
- CORE-V Family of RISC-V Cores☆300Updated 7 months ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆163Updated 2 years ago
- VeeR EL2 Core☆297Updated this week
- Physical Design Flow from RTL to GDS using Opensource tools.☆110Updated 4 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆140Updated last month
- ☆83Updated 2 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆233Updated 3 weeks ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆66Updated 3 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆325Updated 9 months ago
- Index of the fully open source process design kits (PDKs) maintained by Google.☆104Updated 3 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆295Updated this week
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆116Updated this week
- ASIC implementation flow infrastructure☆125Updated this week
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆267Updated last month
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago