efabless / caravel_user_project
https://caravel-user-project.readthedocs.io
☆184Updated last week
Related projects ⓘ
Alternatives and complementary repositories for caravel_user_project
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆291Updated 2 weeks ago
- Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.☆295Updated 2 weeks ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆209Updated this week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆241Updated 3 weeks ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆133Updated 5 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆194Updated 3 weeks ago
- Fabric generator and CAD tools☆148Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆291Updated 2 months ago
- ☆295Updated last year
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆135Updated 2 years ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆141Updated 5 months ago
- VeeR EL2 Core☆251Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆255Updated last week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆169Updated 10 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆151Updated 4 years ago
- ☆107Updated last year
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 3 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆233Updated last month
- CORE-V Family of RISC-V Cores☆208Updated 9 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆202Updated last week
- A complete open-source design-for-testing (DFT) Solution☆136Updated 2 weeks ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆342Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆297Updated this week
- Common SystemVerilog components☆518Updated this week
- ☆76Updated 2 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆151Updated last year
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆153Updated 2 weeks ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆134Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆448Updated this week