efabless / caravel_user_projectLinks
https://caravel-user-project.readthedocs.io
☆222Updated 8 months ago
Alternatives and similar repositories for caravel_user_project
Users that are interested in caravel_user_project are comparing it to the libraries listed below
Sorting:
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆356Updated 8 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆315Updated 8 months ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆295Updated this week
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆158Updated last year
- ☆352Updated 2 years ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆363Updated last week
- ☆118Updated 2 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆219Updated last year
- Fabric generator and CAD tools.☆197Updated last week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆186Updated 3 weeks ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 weeks ago
- CORE-V Family of RISC-V Cores☆302Updated 8 months ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆192Updated last month
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆162Updated 2 years ago
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆430Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆145Updated 3 weeks ago
- VeeR EL2 Core☆299Updated 2 weeks ago
- ☆178Updated 4 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆296Updated 2 weeks ago
- Index of the fully open source process design kits (PDKs) maintained by Google.☆104Updated 3 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆295Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆328Updated 10 months ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆102Updated last year
- Ariane is a 6-stage RISC-V CPU☆149Updated 5 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆119Updated 3 weeks ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆74Updated 2 months ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆136Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- ☆172Updated 2 years ago