efabless / caravel_user_projectLinks
https://caravel-user-project.readthedocs.io
☆211Updated 5 months ago
Alternatives and similar repositories for caravel_user_project
Users that are interested in caravel_user_project are comparing it to the libraries listed below
Sorting:
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆343Updated 5 months ago
- ☆336Updated 2 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆284Updated last month
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆306Updated 5 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆346Updated this week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆216Updated 9 months ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆155Updated last year
- Fabric generator and CAD tools.☆192Updated last week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆152Updated last month
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- VeeR EL2 Core☆292Updated 2 weeks ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆161Updated 2 years ago
- ☆112Updated 2 years ago
- CORE-V Family of RISC-V Cores☆283Updated 5 months ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆186Updated 2 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆321Updated 7 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆292Updated this week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆182Updated 2 weeks ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆285Updated 2 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆257Updated last week
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆114Updated 4 years ago
- An overview of TL-Verilog resources and projects☆80Updated 4 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆224Updated last week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆126Updated last week
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆140Updated 2 years ago
- ☆156Updated 3 years ago
- ☆81Updated 2 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆272Updated 5 years ago
- SystemVerilog synthesis tool☆206Updated 4 months ago