efabless / caravel_user_project
https://caravel-user-project.readthedocs.io
☆198Updated 2 months ago
Alternatives and similar repositories for caravel_user_project:
Users that are interested in caravel_user_project are comparing it to the libraries listed below
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆324Updated 2 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆322Updated this week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆282Updated 2 months ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆273Updated 3 weeks ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆208Updated 6 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆145Updated 10 months ago
- ☆110Updated last year
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆150Updated 11 months ago
- ☆321Updated 2 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆134Updated 3 years ago
- Fabric generator and CAD tools☆178Updated 2 weeks ago
- VeeR EL2 Core☆274Updated last week
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆177Updated last week
- CORE-V Family of RISC-V Cores☆264Updated 2 months ago
- Opensource DDR3 Controller☆319Updated 2 weeks ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆138Updated 2 years ago
- ☆79Updated 2 years ago
- Build Customized FPGA Implementations for Vivado☆314Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆318Updated this week
- ☆141Updated 3 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆278Updated last week
- RISC-V Debug Support for our PULP RISC-V Cores☆250Updated 2 weeks ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆249Updated 2 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆171Updated 5 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆265Updated 4 years ago
- A huge VHDL library for FPGA and digital ASIC development☆382Updated this week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆173Updated last year
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆158Updated last year
- A complete open-source design-for-testing (DFT) Solution☆149Updated 6 months ago