avidan-efody / pyregLinks
Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python
☆11Updated 2 years ago
Alternatives and similar repositories for pyreg
Users that are interested in pyreg are comparing it to the libraries listed below
Sorting:
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆12Updated 10 years ago
- APB UVC ported to Verilator☆11Updated last year
- ☆15Updated 6 years ago
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆18Updated last year
- SystemVerilog Linter based on pyslang☆31Updated 4 months ago
- ☆32Updated 8 months ago
- UVM testbench for verifying the Pulpino SoC☆14Updated 5 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆16Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- Open-Source Framework for Co-Emulation☆12Updated 4 years ago
- Open source RTL simulation acceleration on commodity hardware☆29Updated 2 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆38Updated 2 months ago
- Python Tool for UVM Testbench Generation☆54Updated last year
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆62Updated 4 years ago
- Python interface for cross-calling with HDL☆35Updated last month
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆23Updated 2 weeks ago
- ☆10Updated last year
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆25Updated 4 years ago
- SystemVerilog FSM generator☆32Updated last year
- Open Source PHY v2☆30Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆36Updated last week
- IP-XACT XML binding library☆16Updated 9 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆65Updated 2 months ago
- ☆29Updated 3 weeks ago
- Import and export IP-XACT XML register models☆35Updated 2 months ago
- Common SystemVerilog RTL modules for RgGen☆13Updated last week