Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python
☆11Sep 23, 2022Updated 3 years ago
Alternatives and similar repositories for pyreg
Users that are interested in pyreg are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- Cocotb AHB Extension - AHB VIP☆22Dec 12, 2025Updated 4 months ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆13Jun 3, 2025Updated 10 months ago
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- SoC based on RISC V ISA☆10Apr 22, 2022Updated 3 years ago
- ☆15May 10, 2019Updated 6 years ago
- WaveDrom compatible python command line☆115Jun 2, 2023Updated 2 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 10 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- UVM testbench for verifying the Pulpino SoC☆13Mar 23, 2020Updated 6 years ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆66Aug 18, 2021Updated 4 years ago
- FPGA USB 1.1 Low-Speed Implementation☆36Oct 3, 2018Updated 7 years ago
- Read only mirror of SVN ChibiOS repository. Official forum http://forum.chibios.org Bugtracker http://sourceforge.net/projects/chibios☆16Sep 2, 2019Updated 6 years ago
- AXI PSRAM Controller IP for use with Digilent Nexys 4☆10May 20, 2022Updated 3 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 6 years ago
- Just A Really Very Impressive Systemverilog UVM Kit☆18Dec 17, 2020Updated 5 years ago
- ☆37Sep 19, 2024Updated last year
- A mock framework for use with SVUnit☆19Jun 27, 2023Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆28Feb 16, 2026Updated last month
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆32Mar 7, 2026Updated last month
- Generate UVM register model from compiled SystemRDL input☆61Nov 25, 2025Updated 4 months ago
- WAL enables programmable waveform analysis.☆170Nov 10, 2025Updated 5 months ago
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 3 years ago
- A Python package for testing hardware (part of the magma ecosystem)☆47Mar 11, 2024Updated 2 years ago
- Code for the second edition of Advanced UVM.☆32Jan 28, 2017Updated 9 years ago
- Draw lightsabers using Racket's pict library☆11Jul 31, 2019Updated 6 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆14Jul 7, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The HW-CBMC and EBMC Model Checkers for Verilog☆104Updated this week
- UVM VIP architecture generator☆21Aug 24, 2020Updated 5 years ago
- Hardware CD/CI and Development Containers 🚢☆11Jul 20, 2022Updated 3 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- A Python package for creating and solving constrained randomization problems.☆18Oct 14, 2024Updated last year
- Contains examples to start with Kactus2.☆23Aug 5, 2024Updated last year
- Rehearsal: A Configuration Verification Tool for Puppet☆11Dec 19, 2019Updated 6 years ago