Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python
☆12Sep 23, 2022Updated 4 years ago
Alternatives and similar repositories for pyreg
Users that are interested in pyreg are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- A mock framework for use with SVUnit☆19Jun 27, 2023Updated 3 years ago
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated 2 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆24Sep 19, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 7 months ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 6 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- ☆11May 27, 2019Updated 7 years ago
- Cocotb AHB Extension - AHB VIP☆26Dec 12, 2025Updated 10 months ago
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆12Jun 3, 2025Updated last year
- SoC based on RISC V ISA☆10Apr 22, 2022Updated 4 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆12Oct 14, 2021Updated 5 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 11 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- This is repo for the Niobium Compiler support in OpenFHE. It is up to date with OpenFHE 1.4.2☆15Updated this week
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Sep 28, 2026Updated last month
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- WaveDrom compatible python command line☆118Jun 2, 2023Updated 3 years ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆29Feb 16, 2026Updated 8 months ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- Verilog-Based-NoC-Simulator☆12May 4, 2016Updated 10 years ago
- ☆15May 10, 2019Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- playing with XOR video patterns on an FPGA☆13Apr 19, 2021Updated 5 years ago
- SystemVerilog Extension Library -- a library of utilities for generic programming and increased productivity☆47Oct 25, 2026Updated last week
- WAL enables programmable waveform analysis.☆188Sep 22, 2026Updated last month
- Coverview☆36Oct 5, 2026Updated 3 weeks ago
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- UVM testbench for verifying the Pulpino SoC☆14Mar 23, 2020Updated 6 years ago
- A Python package for creating and solving constrained randomization problems.☆20Oct 14, 2024Updated 2 years ago
- FPGA USB 1.1 Low-Speed Implementation☆36Oct 3, 2018Updated 8 years ago
- Debug waveforms with GDB☆33Nov 12, 2025Updated 11 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A CSV file parser, written in SystemVerilog☆26Jul 13, 2016Updated 10 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆62Feb 25, 2023Updated 3 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 6 years ago
- Running Python code in SystemVerilog☆73May 8, 2026Updated 5 months ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆70Aug 18, 2021Updated 5 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆117Oct 23, 2026Updated last week
- Ampere CentOS kernel☆18Jul 16, 2024Updated 2 years ago