Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python
☆11Sep 23, 2022Updated 3 years ago
Alternatives and similar repositories for pyreg
Users that are interested in pyreg are comparing it to the libraries listed below
Sorting:
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- UVM testbench for verifying the Pulpino SoC☆12Mar 23, 2020Updated 5 years ago
- SoC based on RISC V ISA☆10Apr 22, 2022Updated 3 years ago
- ☆16May 10, 2019Updated 6 years ago
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆13Jun 3, 2025Updated 9 months ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 10 years ago
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆64Aug 18, 2021Updated 4 years ago
- Cocotb AHB Extension - AHB VIP☆21Dec 12, 2025Updated 2 months ago
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 4 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 6 years ago
- A mock framework for use with SVUnit☆19Jun 27, 2023Updated 2 years ago
- Just A Really Very Impressive Systemverilog UVM Kit☆18Dec 17, 2020Updated 5 years ago
- RISC-V IOMMU in verilog☆23Jun 18, 2022Updated 3 years ago
- A python project to automatically generate the UVM testbench document.☆21Feb 27, 2024Updated 2 years ago
- A Python package for testing hardware (part of the magma ecosystem)☆47Mar 11, 2024Updated last year
- UVM VIP architecture generator☆20Aug 24, 2020Updated 5 years ago
- Contains examples to start with Kactus2.☆23Aug 5, 2024Updated last year
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- Open FPGA Modules☆24Oct 8, 2024Updated last year
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- Generate UVM register model from compiled SystemRDL input☆60Nov 25, 2025Updated 3 months ago
- ☆26Jul 27, 2017Updated 8 years ago
- WaveDrom compatible python command line☆113Jun 2, 2023Updated 2 years ago
- generate UVM testbench using python☆28Mar 24, 2018Updated 7 years ago
- ☆11May 31, 2016Updated 9 years ago
- uvm auto generator☆24Aug 27, 2018Updated 7 years ago
- YAMM package repository☆32Mar 20, 2023Updated 2 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆72Feb 12, 2026Updated 2 weeks ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆120Oct 3, 2025Updated 5 months ago
- Making cocotb testbenches that bit easier☆37Feb 24, 2026Updated last week
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆31Updated this week
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- Code used in☆203Jun 25, 2017Updated 8 years ago
- Code for the second edition of Advanced UVM.☆32Jan 28, 2017Updated 9 years ago