☆24Jul 19, 2026Updated last week
Alternatives and similar repositories for bazel-orfs
Users that are interested in bazel-orfs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆36Apr 22, 2026Updated 3 months ago
- OpenROAD's Chatbot Assistant☆45Updated this week
- ☆32Jul 18, 2024Updated 2 years ago
- Netlist API (and more) for EDA flow development☆150Updated this week
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆693Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆16Feb 5, 2026Updated 5 months ago
- Digital Design Equivalence Checking☆81Updated this week
- A standalone structural (gate-level) verilog parser☆41Jul 16, 2026Updated last week
- ☆46Jul 17, 2026Updated last week
- Coverview☆31Jul 21, 2026Updated last week
- ☆28Dec 16, 2020Updated 5 years ago
- SystemVerilog design elaborator into word-level netlist form☆243Updated this week
- ☆17Jul 16, 2020Updated 6 years ago
- ☆37Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Awesome projects using the Amaranth HDL☆21Feb 6, 2025Updated last year
- UCSD Detailed Router☆98Jan 5, 2021Updated 5 years ago
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆21Sep 10, 2025Updated 10 months ago
- EDA physical synthesis optimization kit☆68Nov 13, 2023Updated 2 years ago
- Repository for VSD-IAT Workshop: Physical Verification using SKY130☆10Aug 15, 2021Updated 4 years ago
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 4 years ago
- Python SDK to use Qarnot's computing service☆12Jul 2, 2026Updated 3 weeks ago
- Simulation VCD waveform viewer, using old Motif UI☆28Apr 8, 2023Updated 3 years ago
- Top level CedarEDA integration package☆26Oct 22, 2024Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆24May 8, 2025Updated last year
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆61Oct 27, 2024Updated last year
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated last year
- WiFi Network Tools & Maps for iPhone/iPad - DOWNLOAD THIS APP 😄😄😄☆21May 21, 2026Updated 2 months ago
- Taiwei-3D-Flow☆54Apr 20, 2026Updated 3 months ago
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆19Apr 20, 2026Updated 3 months ago
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆20Updated this week
- ASIC implementation flow infrastructure, successor to OpenLane☆490Updated this week
- Cloyster HPC is a turnkey HPC cluster solution with an user-friendly installer☆10Apr 16, 2026Updated 3 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ARCH hardware description language and compiler☆51Updated this week
- ☆36Aug 23, 2022Updated 3 years ago
- LSim (Logical SIMulator) is a tool to simulate digital logic circuits.☆20Apr 24, 2023Updated 3 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago
- A dependency management tool for hardware projects.☆380Updated this week
- ☆43Nov 28, 2022Updated 3 years ago
- JAX-based SPICE simulator with OpenVAF Verilog-A support☆22Jul 6, 2026Updated 3 weeks ago