☆30Nov 9, 2026Updated this week
Alternatives and similar repositories for bazel-orfs
Users that are interested in bazel-orfs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆36Apr 22, 2026Updated 6 months ago
- OpenROAD's Chatbot Assistant☆49Updated this week
- ☆18Oct 17, 2026Updated 3 weeks ago
- MCP server for AI agents to explore SystemVerilog, Verilog and VHDL (beta) designs: trace connectivity, walk hierarchy, jump to source - …☆22Updated this week
- Prim-Dijkstra Revisited☆10Jun 9, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Open-source EDA framework for RTL elaboration, netlist analysis, and transformation, with C++ and Python APIs☆170Updated this week
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆800Updated this week
- Digital Design Equivalence Checking☆118Updated this week
- ☆14Aug 17, 2026Updated 2 months ago
- A standalone structural (gate-level) verilog parser☆44Oct 12, 2026Updated 3 weeks ago
- ☆38Jul 18, 2024Updated 2 years ago
- SystemVerilog design elaborator into word-level netlist form☆255Updated this week
- ☆19Sep 29, 2026Updated last month
- ☆20Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Additional resources for simulation and testing of OpenROM that are not included in the OpenRAM repo.☆12May 14, 2025Updated last year
- Analysis tool to assess (HW/SW) system security against fault-injection attacks☆22Jul 21, 2026Updated 3 months ago
- ☆21Mar 3, 2026Updated 8 months ago
- ☆12Jun 18, 2026Updated 4 months ago
- RTL-to-GDS: syn -> sta -> pnr -> gds☆15Sep 1, 2026Updated 2 months ago
- ☆13Feb 13, 2021Updated 5 years ago
- ☆48Oct 6, 2026Updated last month
- ☆17Feb 5, 2026Updated 9 months ago
- Database and Tool Framework for EDA☆128Jan 25, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Coverview☆36Oct 5, 2026Updated last month
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆172Oct 9, 2026Updated last month
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- Pull and standardize data on cloud compute resources.☆16Updated this week
- Open Source VLSI library characterizer☆10Jul 7, 2026Updated 4 months ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆25Feb 15, 2024Updated 2 years ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆333Updated this week
- EDA physical synthesis optimization kit☆70Nov 13, 2023Updated 2 years ago
- ☆29Dec 16, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆64Oct 27, 2024Updated 2 years ago
- ☆42Oct 16, 2026Updated 3 weeks ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆103Apr 30, 2025Updated last year
- Ansible-based chaos experiments☆10Jul 15, 2026Updated 3 months ago
- ☆13Updated this week
- A Rocket-based RISC-V superscalar in-order core☆42Nov 2, 2026Updated last week
Are these results useful?