snishizawa / librettoLinks
Characterizer
☆30Updated last month
Alternatives and similar repositories for libretto
Users that are interested in libretto are comparing it to the libraries listed below
Sorting:
- Parasitic capacitance analysis of foundry metal stackups☆15Updated 4 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆44Updated 6 months ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆37Updated last month
- Open-source PDK version manager☆22Updated last week
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆18Updated last month
- SpiceBind – spice inside HDL simulator☆54Updated 2 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- PLL Designs on Skywater 130nm MPW☆21Updated last year
- ☆14Updated 3 months ago
- ☆32Updated 8 months ago
- repository for a bandgap voltage reference in SKY130 technology☆40Updated 2 years ago
- Reinforcement learning assisted analog layout design flow.☆29Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆64Updated last week
- ☆20Updated 3 years ago
- Yosys plugin for logic locking and supply-chain security☆22Updated 5 months ago
- SystemVerilog Linter based on pyslang☆31Updated 4 months ago
- Blocks & Bots: An Open Chip Playground augmented with LLMs. Please check: https://sscs.ieee.org/technical-committees/tc-ose/sscs-pico-des…☆66Updated this week
- A configurable SRAM generator☆54Updated 3 weeks ago
- An automatic clock gating utility☆50Updated 4 months ago
- ☆42Updated 3 years ago
- Circuit Automatic Characterization Engine☆51Updated 7 months ago
- Making cocotb testbenches that bit easier☆36Updated last month
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆24Updated last year
- An open source PDK using TIGFET 10nm devices.☆50Updated 2 years ago
- KLayout technology files for Skywater SKY130☆41Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- A set of rules and recommendations for analog and digital circuit designers.☆29Updated 10 months ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆23Updated last week
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago