Characterizer
☆31Nov 19, 2025Updated 3 months ago
Alternatives and similar repositories for libretto
Users that are interested in libretto are comparing it to the libraries listed below
Sorting:
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆47Feb 21, 2026Updated last week
- Parasitic capacitance analysis of foundry metal stackups☆17Jan 12, 2026Updated last month
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Feb 18, 2021Updated 5 years ago
- Coriolis VLSI EDA Tool (LIP6)☆81Jan 25, 2026Updated last month
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 3 weeks ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆51Mar 13, 2025Updated 11 months ago
- ☆14Dec 27, 2024Updated last year
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 2 years ago
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 11 months ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆13Feb 19, 2026Updated 2 weeks ago
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 5 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆23Jan 27, 2023Updated 3 years ago
- Hdl21 Schematics☆16Jan 24, 2024Updated 2 years ago
- Copyleftist's Standard Cell Library☆101May 2, 2024Updated last year
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- Hardware Description Library☆87Feb 17, 2026Updated 2 weeks ago
- Fabric generator and CAD tools graphical frontend☆17Aug 5, 2025Updated 7 months ago
- design and verification of asynchronous circuits☆43Updated this week
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆118Nov 21, 2025Updated 3 months ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆23Jan 6, 2026Updated last month
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- A set of rules and recommendations for analog and digital circuit designers.☆31Nov 4, 2024Updated last year
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 3 months ago
- ☆59Jul 11, 2025Updated 7 months ago
- converts ValueChangeDump-Files (vcd) to tikz-timing-diagrams☆16Nov 19, 2021Updated 4 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Sep 20, 2023Updated 2 years ago
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 4 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆83Jan 28, 2026Updated last month
- RFIC EM simulation: Create AWS Palace model from GDSII layout files☆35Feb 12, 2026Updated 3 weeks ago
- SpiceBind – spice inside HDL simulator☆56Jun 30, 2025Updated 8 months ago
- PACT: A Parallel Compact Thermal Simulator☆66Jan 16, 2026Updated last month
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- ☆14May 24, 2025Updated 9 months ago
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆25Jan 14, 2026Updated last month
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- Prefix tree adder space exploration library☆56Jan 27, 2026Updated last month
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆218Feb 23, 2026Updated last week