Alternatives and similar repositories for libretto

Users that are interested in libretto are comparing it to the libraries listed below

• iic-jku / SKY130_SAR-ADC1
  Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license
  ☆42Updated 4 months ago
• pulp-platform / svase
  ☆32Updated 6 months ago
• fossi-foundation / ciel
  Open-source PDK version manager
  ☆17Updated 2 weeks ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆50Updated 3 months ago
• lnis-uofu / TIGFET-10nm-PDK
  An open source PDK using TIGFET 10nm devices.
  ☆49Updated 2 years ago
• stineje / sky130RHBDlib
  Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130
  ☆8Updated last month
• stineje / CharLib
  Open-source repository for a standard-cell library characterizer using complete open-source tools
  ☆35Updated this week
• christoph-weiser / mpw6
  submission repository for efabless mpw6 shuttle
  ☆30Updated last year
• mabrains / PLL_design
  PLL Designs on Skywater 130nm MPW
  ☆20Updated last year
• pulp-platform / artistic
  An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders
  ☆17Updated 2 months ago
• RIOSLaboratory / OpenRPDK28
  Open source process design kit for 28nm open process
  ☆59Updated last year
• mattvenn / multi_project_tools
  tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles
  ☆36Updated 2 years ago
• AsFigo / pyslint
  SystemVerilog Linter based on pyslang
  ☆31Updated 2 months ago
• rahulk29 / sram22
  A configurable SRAM generator
  ☆53Updated this week
• laurentc2 / SKY130_for_KLayout
  KLayout technology files for Skywater SKY130
  ☆40Updated last year
• vsdip / vsdsram_sky130
  ☆41Updated 3 years ago
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆38Updated 2 years ago
• StefanSchippers / xschem_sky130
  XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.
  ☆63Updated last week
• RTimothyEdwards / capiche
  Parasitic capacitance analysis of foundry metal stackups
  ☆15Updated 2 months ago
• Coloquinte / moosic-yosys-plugin
  Yosys plugin for logic locking and supply-chain security
  ☆22Updated 3 months ago
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆50Updated 5 months ago
• AsFigo / svck
  ☆14Updated last month
• laurentc2 / ASAP7_for_KLayout
  KLayout technology files for ASAP7 FinFET educational process
  ☆21Updated 2 years ago
• efabless / sky130_sram_macros_old
  ☆37Updated 3 years ago
• iic-jku / Circuit-Designers-Etiquette
  A set of rules and recommendations for analog and digital circuit designers.
  ☆28Updated 8 months ago
• iic-jku / IIC-RALF
  Reinforcement learning assisted analog layout design flow.
  ☆25Updated 11 months ago
• Intuity / forastero
  Making cocotb testbenches that bit easier
  ☆33Updated 2 weeks ago
• pulp-platform / cheshire-ihp130-o
  ☆47Updated 3 months ago
• librelane / librelane
  ASIC implementation flow infrastructure
  ☆47Updated this week
• nickson-jose / vsdstdcelldesign
  This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…
  ☆70Updated 4 years ago