snishizawa / libretto
Characterizer
☆21Updated 7 months ago
Alternatives and similar repositories for libretto:
Users that are interested in libretto are comparing it to the libraries listed below
- ☆31Updated 2 months ago
- An automatic clock gating utility☆45Updated 8 months ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆26Updated 3 weeks ago
- ☆36Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆39Updated 2 weeks ago
- ☆40Updated 3 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 4 months ago
- SystemVerilog Linter based on pyslang☆29Updated 2 months ago
- ☆20Updated 3 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆4Updated 4 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆22Updated 2 months ago
- LibreSilicon's Standard Cell Library Generator☆18Updated 10 months ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- Open source process design kit for 28nm open process☆51Updated 11 months ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆25Updated 4 years ago
- ☆20Updated last year
- Yosys plugin for logic locking and supply-chain security☆22Updated 8 months ago
- SystemVerilog frontend for Yosys☆81Updated last week
- Library of open source Process Design Kits (PDKs)☆37Updated last week
- Making cocotb testbenches that bit easier☆29Updated this week
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- ☆10Updated last year
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆40Updated last year
- ☆12Updated 2 years ago
- YosysHQ SVA AXI Properties☆37Updated 2 years ago