snishizawa / librettoLinks
Characterizer
☆31Updated 2 months ago
Alternatives and similar repositories for libretto
Users that are interested in libretto are comparing it to the libraries listed below
Sorting:
- Parasitic capacitance analysis of foundry metal stackups☆16Updated last month
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆51Updated 11 months ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆22Updated last month
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆46Updated 3 weeks ago
- submission repository for efabless mpw6 shuttle☆31Updated 2 years ago
- Yosys plugin for logic locking and supply-chain security☆23Updated 10 months ago
- SpiceBind – spice inside HDL simulator☆56Updated 7 months ago
- PLL Designs on Skywater 130nm MPW☆23Updated 2 years ago
- ☆14Updated 2 years ago
- ☆41Updated 3 years ago
- ☆20Updated 4 years ago
- An automatic clock gating utility☆52Updated 9 months ago
- Reinforcement learning assisted analog layout design flow.☆33Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 3 years ago
- Open-source PDK version manager☆39Updated 2 months ago
- KLayout technology files for Skywater SKY130☆44Updated 2 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆28Updated last year
- ☆33Updated last year
- Making cocotb testbenches that bit easier☆36Updated 3 months ago
- Circuit Automatic Characterization Engine☆52Updated last year
- A set of rules and recommendations for analog and digital circuit designers.☆31Updated last year
- Fabric generator and CAD tools graphical frontend☆17Updated 6 months ago
- Custom IC Design Platform☆46Updated this week
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆13Updated this week
- A configurable SRAM generator☆58Updated 5 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆69Updated 2 months ago
- SystemVerilog Linter based on pyslang☆31Updated 9 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Updated 3 years ago
- Blocks & Bots: An Open Chip Playground augmented with LLMs. Please check: https://sscs.ieee.org/technical-committees/tc-ose/sscs-pico-des…☆70Updated last month
- Python interface for cross-calling with HDL☆47Updated 2 weeks ago