snishizawa / librettoView external linksLinks
Characterizer
☆31Nov 19, 2025Updated 2 months ago
Alternatives and similar repositories for libretto
Users that are interested in libretto are comparing it to the libraries listed below
Sorting:
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆46Jan 23, 2026Updated 3 weeks ago
- Parasitic capacitance analysis of foundry metal stackups☆16Jan 12, 2026Updated last month
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Feb 18, 2021Updated 4 years ago
- Coriolis VLSI EDA Tool (LIP6)☆78Jan 25, 2026Updated 2 weeks ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆51Mar 13, 2025Updated 11 months ago
- LunaPnR is a place and router for integrated circuits☆47Updated this week
- ☆14Dec 27, 2024Updated last year
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 2 years ago
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 10 months ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆13Feb 6, 2026Updated last week
- KLayout technology files for ASAP7 FinFET educational process☆24Feb 5, 2023Updated 3 years ago
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 5 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆22Jan 27, 2023Updated 3 years ago
- Copyleftist's Standard Cell Library☆100May 2, 2024Updated last year
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- Hardware Description Library☆88Jan 29, 2026Updated 2 weeks ago
- Fabric generator and CAD tools graphical frontend☆17Aug 5, 2025Updated 6 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated last month
- design and verification of asynchronous circuits☆43Jan 18, 2026Updated 3 weeks ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆22Jan 6, 2026Updated last month
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆113Nov 21, 2025Updated 2 months ago
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 4 years ago
- A set of rules and recommendations for analog and digital circuit designers.☆31Nov 4, 2024Updated last year
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 3 months ago
- ☆59Jul 11, 2025Updated 7 months ago
- RFIC EM simulation: Create AWS Palace model from GDSII layout files☆35Feb 3, 2026Updated last week
- converts ValueChangeDump-Files (vcd) to tikz-timing-diagrams☆16Nov 19, 2021Updated 4 years ago
- SpiceBind – spice inside HDL simulator☆56Jun 30, 2025Updated 7 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Sep 20, 2023Updated 2 years ago
- PACT: A Parallel Compact Thermal Simulator☆65Jan 16, 2026Updated 3 weeks ago
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆25Jan 14, 2026Updated last month
- ☆14May 24, 2025Updated 8 months ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 3 months ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- Prefix tree adder space exploration library☆56Jan 27, 2026Updated 2 weeks ago
- Fabric generator and CAD tools.☆217Updated this week
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆22Feb 15, 2024Updated last year