RTLMeter benchmark suite
☆31Jul 10, 2026Updated last week
Alternatives and similar repositories for rtlmeter
Users that are interested in rtlmeter are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A collection of datapath circuit design and verification benchmarks☆19Jul 9, 2026Updated last week
- A Lean-embedded framework to verify Verilog modules☆15Jul 3, 2026Updated 2 weeks ago
- Digital Design Equivalence Checking☆78Updated this week
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated last year
- ☆46Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Digital logic benchmark suite☆69Updated this week
- SystemVerilog design elaborator into word-level netlist form☆238Updated this week
- GL0AM GPU Accelerated Gate Level Logic Simulator☆30Feb 11, 2026Updated 5 months ago
- design and verification of asynchronous circuits☆51Jul 9, 2026Updated last week
- TAIDL: Tensor Accelerator ISA Definition Language☆19Apr 28, 2026Updated 2 months ago
- Netlist API (and more) for EDA flow development☆149Updated this week
- Logic circuit analysis and optimization☆52Feb 2, 2026Updated 5 months ago
- ☆25Jun 23, 2024Updated 2 years ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆14Jan 9, 2026Updated 6 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- (WIP) Open-source Rust gate-level EDA infrastructure: parsers and databases☆21May 2, 2026Updated 2 months ago
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 5 months ago
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Mar 3, 2026Updated 4 months ago
- ☆106Jun 20, 2025Updated last year
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 11 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆110Updated this week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆135Jun 15, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 21st century electronic design automation tools, written in Rust.☆37Updated this week
- Self-contained RTL to GDS flow for simple chip designs☆73Jul 7, 2026Updated 2 weeks ago
- A fork of Yosys that integrates the CellIFT pass☆14Apr 21, 2026Updated 3 months ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆29Jun 23, 2025Updated last year
- ☆30Oct 2, 2023Updated 2 years ago
- RTLCheck☆26Oct 9, 2018Updated 7 years ago
- Hardware Description Library☆95Feb 17, 2026Updated 5 months ago
- LLM-Assisted Hardware Formal Verification Tool☆111Jul 13, 2026Updated last week
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆80Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- [WIP] Open-source DFT flow☆40May 9, 2026Updated 2 months ago
- Making cocotb testbenches that bit easier☆40Feb 28, 2026Updated 4 months ago
- ☆37Updated this week
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 4 months ago
- WAL enables programmable waveform analysis.☆182May 31, 2026Updated last month