RTLMeter benchmark suite
☆29Mar 12, 2026Updated last week
Alternatives and similar repositories for rtlmeter
Users that are interested in rtlmeter are comparing it to the libraries listed below
Sorting:
- LEC - Logic Equivalence Checking - Formal Verification☆36Updated this week
- A Fast Floating-Point Satisfiability Solver☆29Jul 26, 2025Updated 7 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated 3 weeks ago
- Example of how to use UVM with Verilator☆39Feb 19, 2026Updated last month
- Fast Symbolic Repair of Hardware Design Code☆33Jan 20, 2025Updated last year
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆112Mar 13, 2026Updated last week
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆22Jul 24, 2025Updated 7 months ago
- ☆13Mar 10, 2026Updated last week
- ConFuzz is an advanced FPGA configuration engine fuzzing and rapid prototyping framework based on boofuzz and OpenOCD.☆15Mar 13, 2026Updated last week
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 4 years ago
- C++ HDL (Hardware Description Language)☆45Updated this week
- An advanced circuit-based sat solver☆36Feb 24, 2025Updated last year
- A tool to generate optimized hardware files for univariate functions.☆29Apr 5, 2024Updated last year
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- FOMU keystroke injector☆12Aug 7, 2023Updated 2 years ago
- Simple UVM environment for experimenting with Verilator.☆38Updated this week
- A framework for building hardware verification platform using software method☆33Dec 24, 2025Updated 2 months ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆28Jun 23, 2025Updated 8 months ago
- torchtrail: trace the graph of torch functions and modules for visualization, reports, etc☆25May 25, 2025Updated 9 months ago
- ☆20Mar 1, 2021Updated 5 years ago
- Parse FSDB waveform files☆22Nov 4, 2025Updated 4 months ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆23Jan 27, 2023Updated 3 years ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Mar 3, 2026Updated 2 weeks ago
- ☆18Sep 2, 2020Updated 5 years ago
- An advanced automated reasoning tool for memory consistency model specifications.☆25Dec 6, 2021Updated 4 years ago
- A standalone structural (gate-level) verilog parser☆40Feb 2, 2026Updated last month
- A KICAD pcbnew plugin to align two pads on two modules horizontally or vertically☆14Nov 22, 2019Updated 6 years ago
- ☆20Dec 29, 2014Updated 11 years ago
- ☆17Sep 9, 2024Updated last year
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- Morphle Logic V1.0, an open hardware asynchronous runtime reconfigurable array ARRA or PPL,FPGA,CPLD☆23Feb 12, 2023Updated 3 years ago
- ☆16Oct 9, 2025Updated 5 months ago
- WAL enables programmable waveform analysis.☆166Nov 10, 2025Updated 4 months ago
- Contains reference architecture scripts for running the OpenPiton regression using auto-scaling SLURM cluster.☆25Feb 25, 2026Updated 3 weeks ago
- A test case for stress testing Tang Nano 4K and 9K and Primer 20K (Gowin FPGAs)☆52Dec 6, 2024Updated last year
- AI-powered SystemVerilog development assistant — design, verify, debug, and deliver working RTL with natural language.☆36Feb 28, 2026Updated 3 weeks ago
- An FPGA in your USB Port☆11Jul 1, 2021Updated 4 years ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago