RTLMeter benchmark suite
☆33Oct 4, 2026Updated this week
Alternatives and similar repositories for rtlmeter
Users that are interested in rtlmeter are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated last month
- A Lean-embedded framework to verify Verilog modules☆15Oct 1, 2026Updated last week
- Digital Design Equivalence Checking☆110Updated this week
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆75Sep 22, 2026Updated 2 weeks ago
- Netlist API (and more) for EDA flow development☆165Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆47Updated this week
- Digital logic benchmark suite☆88Sep 28, 2026Updated last week
- SystemVerilog design elaborator into word-level netlist form☆251Updated this week
- design and verification of asynchronous circuits☆52Sep 29, 2026Updated last week
- GL0AM GPU Accelerated Gate Level Logic Simulator☆33Feb 11, 2026Updated 7 months ago
- TAIDL: Tensor Accelerator ISA Definition Language☆22Apr 28, 2026Updated 5 months ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- Logic circuit analysis and optimization☆52Feb 2, 2026Updated 8 months ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆15Jan 9, 2026Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆25Jun 23, 2024Updated 2 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- (WIP) Open-source Rust gate-level EDA infrastructure: parsers and databases☆23May 2, 2026Updated 5 months ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 7 months ago
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- ☆111Jun 20, 2025Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilog☆116Updated this week
- Fabric generator and CAD tools graphical frontend☆19Updated this week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆146Aug 23, 2026Updated last month
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- SystemVerilog file list pruner☆19Sep 14, 2026Updated 3 weeks ago
- 21st century electronic design automation tools, written in Rust.☆37Updated this week
- Self-contained RTL to GDS flow for simple chip designs☆76Jul 7, 2026Updated 3 months ago
- A fork of Yosys that integrates the CellIFT pass☆14Sep 12, 2026Updated 3 weeks ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆32Jun 23, 2025Updated last year
- ☆30Oct 2, 2023Updated 3 years ago
- RTLCheck☆26Oct 9, 2018Updated 8 years ago
- Hardware Description Library☆96Feb 17, 2026Updated 7 months ago
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆88Aug 10, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A novel Design-for-Test flow using LibreLane☆50May 9, 2026Updated 5 months ago
- Hardware Formal Verification Tool☆121Updated this week
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Aug 11, 2026Updated last month
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 5 years ago
- ☆40Sep 10, 2026Updated last month
- Yosys plugin for logic locking and supply-chain security☆25Apr 5, 2025Updated last year
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 6 months ago