RTLMeter benchmark suite
☆31Jun 6, 2026Updated this week
Alternatives and similar repositories for rtlmeter
Users that are interested in rtlmeter are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LEC - Logic Equivalence Checking - Formal Verification☆42Updated this week
- A Fast Floating-Point Satisfiability Solver☆31Jul 26, 2025Updated 10 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17May 25, 2026Updated 2 weeks ago
- Example of how to use UVM with Verilator☆46Apr 20, 2026Updated last month
- Fast Symbolic Repair of Hardware Design Code☆38Jan 20, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆29Jul 24, 2025Updated 10 months ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆132Updated this week
- ☆13May 11, 2026Updated last month
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- ConFuzz is an advanced FPGA configuration engine fuzzing and rapid prototyping framework based on boofuzz and OpenOCD.☆16Apr 1, 2026Updated 2 months ago
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 5 years ago
- C++ HDL (Hardware Description Language)☆48Updated this week
- A type-safe, formally verifiable HDL compiler in Lean 4. Inspired by Clash, built for high-assurance hardware synthesis.☆79Updated this week
- An advanced circuit-based sat solver☆38Feb 24, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A tool to generate optimized hardware files for univariate functions.☆30Apr 5, 2024Updated 2 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆33Oct 15, 2024Updated last year
- FOMU keystroke injector☆12Aug 7, 2023Updated 2 years ago
- A framework for building hardware verification platform using software method☆36Apr 19, 2026Updated last month
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆29Jun 23, 2025Updated 11 months ago
- torchtrail: trace the graph of torch functions and modules for visualization, reports, etc☆25May 25, 2025Updated last year
- ☆20Mar 1, 2021Updated 5 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆25Jan 27, 2023Updated 3 years ago
- Parse FSDB waveform files☆22Apr 13, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Simple UVM environment for experimenting with Verilator.☆39Apr 29, 2026Updated last month
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆16Mar 3, 2026Updated 3 months ago
- ☆18Sep 2, 2020Updated 5 years ago
- An advanced automated reasoning tool for memory consistency model specifications.☆25Dec 6, 2021Updated 4 years ago
- A KICAD pcbnew plugin to align two pads on two modules horizontally or vertically☆15Nov 22, 2019Updated 6 years ago
- A standalone structural (gate-level) verilog parser☆41Mar 20, 2026Updated 2 months ago
- ☆20Dec 29, 2014Updated 11 years ago
- ☆17Sep 9, 2024Updated last year
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- WAL enables programmable waveform analysis.☆182May 31, 2026Updated last week
- ☆18Apr 19, 2026Updated last month
- Morphle Logic V1.0, an open hardware asynchronous runtime reconfigurable array ARRA or PPL,FPGA,CPLD☆26Feb 12, 2023Updated 3 years ago
- Contains reference architecture scripts for running the OpenPiton regression using auto-scaling SLURM cluster.☆22Feb 25, 2026Updated 3 months ago
- MCP server that holds vivado and allows access to vivado without starting a new batch command every time☆48Feb 19, 2026Updated 3 months ago
- A test case for stress testing Tang Nano 4K and 9K and Primer 20K (Gowin FPGAs)☆58Dec 6, 2024Updated last year
- An FPGA in your USB Port☆11Jul 1, 2021Updated 4 years ago