RTLMeter benchmark suite
☆29Jan 25, 2026Updated last month
Alternatives and similar repositories for rtlmeter
Users that are interested in rtlmeter are comparing it to the libraries listed below
Sorting:
- LEC - Logic Equivalence Checking - Formal Verification☆32Updated this week
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆21Jul 24, 2025Updated 7 months ago
- A Fast Floating-Point Satisfiability Solver☆28Jul 26, 2025Updated 7 months ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆22Jan 27, 2023Updated 3 years ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆50Feb 19, 2026Updated last week
- C++ HDL (Hardware Description Language)☆45Feb 19, 2026Updated last week
- Code for the paper "LLM Meets Bounded Model Checking: Neuro-symbolic Loop Invariant Inference" at ASE 2024☆26Sep 3, 2024Updated last year
- YosysHQ SVA AXI Properties☆45Feb 7, 2023Updated 3 years ago
- Contains reference architecture scripts for running the OpenPiton regression using auto-scaling SLURM cluster.☆24Dec 1, 2025Updated 3 months ago
- ☆20Mar 1, 2021Updated 5 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- ☆19Dec 29, 2014Updated 11 years ago
- Simple UVM environment for experimenting with Verilator.☆28Feb 18, 2026Updated last week
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- An advanced automated reasoning tool for memory consistency model specifications.☆25Dec 6, 2021Updated 4 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 4 years ago
- Fast Symbolic Repair of Hardware Design Code☆33Jan 20, 2025Updated last year
- ☆22Nov 12, 2020Updated 5 years ago
- ☆24Feb 11, 2021Updated 5 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- Example of how to use UVM with Verilator☆37Feb 19, 2026Updated last week
- An advanced circuit-based sat solver☆36Feb 24, 2025Updated last year
- A framework for building hardware verification platform using software method☆33Dec 24, 2025Updated 2 months ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆25Mar 5, 2025Updated 11 months ago
- A tool to generate optimized hardware files for univariate functions.☆29Apr 5, 2024Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆36Apr 3, 2025Updated 10 months ago
- A design automation framework to engineer decision diagrams yourself☆26Updated this week
- Artifact, reproducibility, and testing utilites for gem5☆23Jul 1, 2021Updated 4 years ago
- SystemVerilog synthesis tool☆228Mar 10, 2025Updated 11 months ago
- SpiceBind – spice inside HDL simulator☆56Jun 30, 2025Updated 8 months ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated last month
- This is a Login application for Android using Parse server.☆10Nov 26, 2018Updated 7 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆108Feb 11, 2026Updated 2 weeks ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- A standalone structural (gate-level) verilog parser☆40Feb 2, 2026Updated 3 weeks ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆38Mar 30, 2021Updated 4 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆102Updated this week