RTLMeter benchmark suite
☆33Sep 18, 2026Updated this week
Alternatives and similar repositories for rtlmeter
Users that are interested in rtlmeter are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 3 weeks ago
- A Lean-embedded framework to verify Verilog modules☆15Updated this week
- Digital Design Equivalence Checking☆109Updated this week
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆66Updated this week
- Netlist API (and more) for EDA flow development☆162Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆47Sep 8, 2026Updated last week
- Digital logic benchmark suite☆87Sep 10, 2026Updated last week
- SystemVerilog design elaborator into word-level netlist form☆250Updated this week
- GL0AM GPU Accelerated Gate Level Logic Simulator☆31Feb 11, 2026Updated 7 months ago
- design and verification of asynchronous circuits☆52Sep 10, 2026Updated last week
- TAIDL: Tensor Accelerator ISA Definition Language☆19Apr 28, 2026Updated 4 months ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- Logic circuit analysis and optimization☆52Feb 2, 2026Updated 7 months ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆14Jan 9, 2026Updated 8 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆25Jun 23, 2024Updated 2 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- (WIP) Open-source Rust gate-level EDA infrastructure: parsers and databases☆22May 2, 2026Updated 4 months ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 7 months ago
- Open source RTL simulation acceleration on commodity hardware☆36Apr 13, 2023Updated 3 years ago
- ☆112Jun 20, 2025Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilog☆115Updated this week
- Fabric generator and CAD tools graphical frontend☆19Aug 5, 2025Updated last year
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆145Aug 23, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 21st century electronic design automation tools, written in Rust.☆37Updated this week
- Self-contained RTL to GDS flow for simple chip designs☆76Jul 7, 2026Updated 2 months ago
- A fork of Yosys that integrates the CellIFT pass☆14Sep 12, 2026Updated last week
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆31Jun 23, 2025Updated last year
- ☆30Oct 2, 2023Updated 2 years ago
- RTLCheck☆26Oct 9, 2018Updated 7 years ago
- Hardware Description Library☆96Feb 17, 2026Updated 7 months ago
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆85Aug 10, 2026Updated last month
- A novel Design-for-Test flow using LibreLane☆46May 9, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Hardware Formal Verification Tool☆117Updated this week
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Aug 11, 2026Updated last month
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- ☆39Sep 10, 2026Updated last week
- Yosys plugin for logic locking and supply-chain security☆25Apr 5, 2025Updated last year
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 6 months ago
- A tool for synthesizing Verilog programs☆123Aug 25, 2025Updated last year