A Lean-embedded framework to verify Verilog modules
☆15Oct 1, 2026Updated last week
Alternatives and similar repositories for VerilLean
Users that are interested in VerilLean are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated last month
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆32Jun 23, 2025Updated last year
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆22Jan 17, 2026Updated 8 months ago
- Yosys RTLIL dialect for MLIR☆25Jun 12, 2025Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A tool for formally verifying constant-time software against hardware 🕰️☆17Feb 1, 2025Updated last year
- TAIDL: Tensor Accelerator ISA Definition Language☆22Apr 28, 2026Updated 5 months ago
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verification☆26Jan 28, 2026Updated 8 months ago
- RTLMeter benchmark suite☆33Updated this week
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 3 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- Bring fusion to everyone☆15Feb 6, 2020Updated 6 years ago
- ☆32Nov 2, 2025Updated 11 months ago
- A programming language for writing constraint-based integrated circuit layout generators☆17Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Refreshing automation for inductive equational proofs using e-graphs☆28Jul 7, 2024Updated 2 years ago
- Fast Symbolic Repair of Hardware Design Code☆40Jan 20, 2025Updated last year
- A Fast Floating-Point Satisfiability Solver☆31Jul 26, 2025Updated last year
- Rust Automated Theorem Proving library inspired by a text by John Harrison (WIP)☆23May 21, 2025Updated last year
- ☆16Jul 3, 2023Updated 3 years ago
- Rocq framework to define the semantics of CPU architectures☆39Updated this week
- ☆50May 18, 2024Updated 2 years ago
- Code for the paper "LLM Meets Bounded Model Checking: Neuro-symbolic Loop Invariant Inference" at ASE 2024☆30Sep 3, 2024Updated 2 years ago
- Egraphs Modulo Theories☆20Jun 10, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆14Nov 2, 2023Updated 2 years ago
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆35Jun 17, 2026Updated 3 months ago
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆16Feb 22, 2026Updated 7 months ago
- FYP on using e-graphs to solve smt bitvector problems☆16Jun 24, 2025Updated last year
- Synthesize Verilog to Minecraft redstone☆22Nov 9, 2024Updated last year
- Semantic Type Soundness in Lean 4☆19Sep 28, 2026Updated last week
- RTLCheck☆26Oct 9, 2018Updated 7 years ago
- A parser for ANSI C, in Lean4.☆25Nov 16, 2023Updated 2 years ago
- A standalone structural (gate-level) verilog parser☆43Sep 13, 2026Updated 3 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Connecting bv_decide to SMTLIB.☆19Sep 27, 2026Updated last week
- Easy bindings between Lean and Python.☆35Sep 30, 2026Updated last week
- Armv8 Native Code Symbolic Simulator in Lean☆117Jul 8, 2026Updated 3 months ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆97Jun 19, 2026Updated 3 months ago
- A type-safe, formally verifiable HDL compiler in Lean 4. Inspired by Clash, built for high-assurance hardware synthesis.☆136Updated this week
- AI-Assisted Verification of Data Structures☆23May 27, 2026Updated 4 months ago
- A tool for synthesizing Verilog programs☆124Aug 25, 2025Updated last year