Digital Design Equivalence Checking
☆92Aug 9, 2026Updated this week
Alternatives and similar repositories for kepler-formal
Users that are interested in kepler-formal are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Netlist API (and more) for EDA flow development☆157Updated this week
- RTLMeter benchmark suite☆31Jul 21, 2026Updated 2 weeks ago
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆19Updated this week
- A collection of datapath circuit design and verification benchmarks☆19Jul 9, 2026Updated last month
- ☆37Jul 23, 2026Updated 2 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Self-contained RTL to GDS flow for simple chip designs☆73Jul 7, 2026Updated last month
- SystemVerilog design elaborator into word-level netlist form☆245Aug 3, 2026Updated last week
- A novel Design-for-Test flow using LibreLane☆45May 9, 2026Updated 3 months ago
- ☆124Jul 31, 2026Updated last week
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists☆42Updated this week
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆60Aug 3, 2026Updated last week
- A Python package for creating and solving constrained randomization problems.☆19Updated this week
- The HW-CBMC and EBMC Model Checkers for Verilog☆114Updated this week
- ☆47Jul 31, 2026Updated last week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Expose what functional RTL benchmarks leave unanswered. Evidence profiles for AI-generated RTL; research collaborators and design partner…☆19Updated this week
- A standalone structural (gate-level) verilog parser☆42Jul 29, 2026Updated last week
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆83Updated this week
- SPARX: An Open-Source, Automated, Programmatically Generated, Frequency-Scalable Six-Port Receiver in 130-nm CMOS☆30Jul 31, 2026Updated last week
- ☆24Updated this week
- Making cocotb testbenches that bit easier☆41Feb 28, 2026Updated 5 months ago
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆42Aug 1, 2026Updated last week
- SystemVerilog file list pruner☆18Aug 2, 2026Updated last week
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Blender GDSII Importer with PDK Support☆139Jul 16, 2026Updated 3 weeks ago
- SystemVerilog compiler and language services☆1,105Updated this week
- ARCH hardware description language and compiler☆73Updated this week
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated last year
- fakeram generator for use by researchers who do not have access to commercial ram generators☆42Jan 13, 2023Updated 3 years ago
- Open-source RTL logic simulator with CUDA acceleration☆290Sep 30, 2025Updated 10 months ago
- Custom IC Design Platform☆113Updated this week
- LLM-Assisted Hardware Formal Verification Tool☆113Jul 13, 2026Updated 3 weeks ago
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆22Jun 14, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Python interface for cross-calling with HDL☆52Mar 14, 2026Updated 4 months ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆282Updated this week
- An implementation of RISC-V☆54Jul 14, 2026Updated 3 weeks ago
- Curriculum for a university course to teach chip design using open source EDA tools☆160Oct 21, 2023Updated 2 years ago
- ☆65Mar 31, 2025Updated last year
- Coverview☆32Updated this week
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year