Digital Design Equivalence Checking
☆112Oct 29, 2026Updated this week
Alternatives and similar repositories for kepler-formal
Users that are interested in kepler-formal are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Netlist API (and more) for EDA flow development☆165Updated this week
- Dyno-IR Monorepo. High-Performance Compiler Framework for HW Synthesis & Beyond.☆17Updated this week
- RTLMeter benchmark suite☆34Oct 19, 2026Updated last week
- MCP server for AI agents to explore SystemVerilog/Verilog netlists: trace connectivity, walk hierarchy, jump to source - without pasting …☆17Oct 18, 2026Updated last week
- Open-Hardware implementation of the icsprout55-pdk☆18Oct 10, 2026Updated 2 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SystemVerilog design elaborator into word-level netlist form☆253Oct 20, 2026Updated last week
- A novel Design-for-Test flow using LibreLane☆50May 9, 2026Updated 5 months ago
- ☆42Oct 16, 2026Updated last week
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆28Aug 12, 2026Updated 2 months ago
- ☆18Sep 29, 2026Updated last month
- The HW-CBMC and EBMC Model Checkers for Verilog☆117Updated this week
- OpenLayout: an open-source custom IC design environment (KLayout, xschem, ngspice, FasterCap). ASAP7 today, support for more PDKs coming.☆19Updated this week
- Self-contained RTL to GDS flow for simple chip designs☆76Jul 7, 2026Updated 3 months ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆61Sep 19, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- IHP SG13CMOS5L PDK☆19Sep 23, 2026Updated last month
- Making cocotb testbenches that bit easier☆43Feb 28, 2026Updated 8 months ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 2 months ago
- SystemVerilog compiler and language services☆1,173Updated this week
- HARC: verification language compiler, sister to ARCH☆14Updated this week
- A Python package for creating and solving constrained randomization problems.☆20Oct 16, 2026Updated last week
- A standalone structural (gate-level) verilog parser☆43Oct 12, 2026Updated 2 weeks ago
- ☆13Aug 17, 2026Updated 2 months ago
- ☆29Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆48Oct 6, 2026Updated 3 weeks ago
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists☆45Aug 25, 2026Updated 2 months ago
- ☆132Updated this week
- FastPoly: An Efficient Polynomial Package for the Verification of Integer Arithmetic Circuits☆14Aug 5, 2025Updated last year
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆46Updated this week
- ARCH hardware description language and compiler☆79Updated this week
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆120Updated this week
- fakeram generator for use by researchers who do not have access to commercial ram generators☆46Jan 13, 2023Updated 3 years ago
- A fast, open-source DRC (Design Rule Check) engine for GDSII layouts.☆62Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Debug waveforms with GDB☆33Nov 12, 2025Updated 11 months ago
- Evidence profiles for AI-generated RTL that expose what functional benchmarks miss. Seeking collaborators, design partners, and validatio…☆21Sep 28, 2026Updated last month
- SystemVerilog file list pruner☆19Oct 19, 2026Updated last week
- ☆14Sep 17, 2026Updated last month
- Equivalence checking with Yosys☆66Oct 20, 2026Updated last week
- 🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation☆13Apr 30, 2026Updated 6 months ago
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆76Sep 22, 2026Updated last month