LEC - Logic Equivalence Checking - Formal Verification
☆32Updated this week
Alternatives and similar repositories for kepler-formal
Users that are interested in kepler-formal are comparing it to the libraries listed below
Sorting:
- Analyze experimental data with Programming by Navigation☆13Updated this week
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- RTLMeter benchmark suite☆29Jan 25, 2026Updated last month
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆21Jul 24, 2025Updated 7 months ago
- GuidedSampler: Coverage-guided Sampling of SMT Solutions☆15Jul 9, 2025Updated 7 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- ☆16Oct 9, 2025Updated 4 months ago
- A standalone structural (gate-level) verilog parser☆40Feb 2, 2026Updated 3 weeks ago
- ☆27Mar 31, 2025Updated 10 months ago
- The UVM written in Python☆17Dec 26, 2025Updated 2 months ago
- ☆16Jan 5, 2022Updated 4 years ago
- The SoC used for the beta phase of Hack@DAC 2018.☆18May 14, 2020Updated 5 years ago
- Egraphs Modulo Theories☆18Jun 10, 2025Updated 8 months ago
- Code for enumeration from a CFG☆20Sep 25, 2023Updated 2 years ago
- ☆19Jul 12, 2024Updated last year
- ☆22Dec 2, 2022Updated 3 years ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- IC3PO: IC3 for Proving Protocol Properties☆28Sep 10, 2024Updated last year
- End-to-End Open-Source I2C GPIO Expander☆35Feb 14, 2026Updated last week
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated 2 months ago
- A framework for building hardware verification platform using software method☆33Dec 24, 2025Updated 2 months ago
- An advanced circuit-based sat solver☆36Feb 24, 2025Updated last year
- Hardware Formal Verification Tool☆88Updated this week
- design and verification of asynchronous circuits☆43Jan 18, 2026Updated last month
- Top level CedarEDA integration package☆28Oct 22, 2024Updated last year
- ☆32Sep 29, 2025Updated 4 months ago
- A tool to generate optimized hardware files for univariate functions.☆29Apr 5, 2024Updated last year
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆37May 17, 2024Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆36Apr 3, 2025Updated 10 months ago
- A design automation framework to engineer decision diagrams yourself☆26Updated this week
- A Fast Floating-Point Satisfiability Solver☆28Jul 26, 2025Updated 7 months ago
- ☆17Updated this week
- A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏☆40Nov 29, 2025Updated 2 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- 5-stage RISC-V CPU, originally developed for RISCBoy☆35Jul 1, 2023Updated 2 years ago
- ☆40Feb 11, 2026Updated 2 weeks ago