Digital Design Equivalence Checking
☆110Oct 6, 2026Updated this week
Alternatives and similar repositories for kepler-formal
Users that are interested in kepler-formal are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Netlist API (and more) for EDA flow development☆165Updated this week
- RTLMeter benchmark suite☆33Updated this week
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆27Aug 12, 2026Updated last month
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated last month
- ☆40Sep 10, 2026Updated 3 weeks ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Self-contained RTL to GDS flow for simple chip designs☆76Jul 7, 2026Updated 3 months ago
- SystemVerilog design elaborator into word-level netlist form☆251Updated this week
- A novel Design-for-Test flow using LibreLane☆50May 9, 2026Updated 5 months ago
- ☆131Updated this week
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists☆44Aug 25, 2026Updated last month
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆61Sep 19, 2026Updated 2 weeks ago
- A Python package for creating and solving constrained randomization problems.☆19Sep 24, 2026Updated 2 weeks ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆116Updated this week
- ☆47Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Evidence profiles for AI-generated RTL that expose what functional benchmarks miss. Seeking collaborators, design partners, and validatio…☆21Sep 28, 2026Updated last week
- A standalone structural (gate-level) verilog parser☆43Sep 13, 2026Updated 3 weeks ago
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆88Aug 10, 2026Updated last month
- SystemVerilog compiler and language services☆1,156Updated this week
- SPARX: An Open-Source, Automated, Programmatically Generated, Frequency-Scalable Six-Port Receiver in 130-nm CMOS☆34Updated this week
- ☆27Updated this week
- Making cocotb testbenches that bit easier☆42Feb 28, 2026Updated 7 months ago
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆45Sep 10, 2026Updated 3 weeks ago
- SystemVerilog file list pruner☆19Sep 14, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- Blender GDSII Importer with PDK Support☆140Sep 29, 2026Updated last week
- ARCH hardware description language and compiler☆78Updated this week
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆75Sep 22, 2026Updated 2 weeks ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆45Jan 13, 2023Updated 3 years ago
- Open-source RTL logic simulator with CUDA acceleration☆303Sep 30, 2025Updated last year
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆304Updated this week
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆27Jun 14, 2026Updated 3 months ago
- Custom IC Design Platform☆124Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Hardware Formal Verification Tool☆121Updated this week
- Python interface for cross-calling with HDL☆53Sep 15, 2026Updated 3 weeks ago
- An implementation of RISC-V☆54Jul 14, 2026Updated 2 months ago
- Curriculum for a university course to teach chip design using open source EDA tools☆175Oct 21, 2023Updated 2 years ago
- ☆68Mar 31, 2025Updated last year
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- Coverview☆35Updated this week