The-OpenROAD-Project / megaboomLinks
☆31Updated last month
Alternatives and similar repositories for megaboom
Users that are interested in megaboom are comparing it to the libraries listed below
Sorting:
- ☆43Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆77Updated 5 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆141Updated last week
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- Introductory course into static timing analysis (STA).☆99Updated 5 months ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆52Updated 4 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago
- Open source process design kit for 28nm open process☆68Updated last year
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆164Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆169Updated this week
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆44Updated 3 years ago
- SystemVerilog RTL Linter for YoSys☆21Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated 11 months ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆104Updated last year
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Updated 4 years ago
- ☆33Updated 11 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆162Updated last month
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- A simple DDR3 memory controller☆61Updated 2 years ago
- General Purpose AXI Direct Memory Access☆61Updated last year
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆46Updated 5 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆114Updated 5 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆48Updated last week
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆37Updated 3 years ago
- ☆110Updated last month
- ☆95Updated this week
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Updated last year
- RISC-V Nox core☆69Updated 4 months ago
- Curriculum for a university course to teach chip design using open source EDA tools☆124Updated 2 years ago