The-OpenROAD-Project / megaboomLinks
☆33Updated last month
Alternatives and similar repositories for megaboom
Users that are interested in megaboom are comparing it to the libraries listed below
Sorting:
- ☆43Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- ☆33Updated 11 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆78Updated 5 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Updated 4 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆148Updated last week
- Introductory course into static timing analysis (STA).☆99Updated 6 months ago
- Open source process design kit for 28nm open process☆70Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 4 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆96Updated last year
- Standard Cell Library based Memory Compiler using FF/Latch cells☆162Updated last month
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆53Updated 4 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆164Updated 2 years ago
- ☆58Updated 9 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆69Updated 3 years ago
- SRAM☆22Updated 5 years ago
- ☆98Updated 2 weeks ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆48Updated this week
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆46Updated 5 years ago
- SystemVerilog RTL Linter for YoSys☆22Updated last year
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 6 months ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆146Updated 2 years ago
- sram/rram/mram.. compiler☆43Updated 2 years ago
- Open source RTL simulation acceleration on commodity hardware☆33Updated 2 years ago
- A complete open-source design-for-testing (DFT) Solution☆174Updated 4 months ago
- This is a tutorial on standard digital design flow☆81Updated 4 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago