☆36Mar 12, 2026Updated last week
Alternatives and similar repositories for megaboom
Users that are interested in megaboom are comparing it to the libraries listed below
Sorting:
- ☆21Updated this week
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated 11 months ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Updated this week
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated last year
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆18Jul 21, 2020Updated 5 years ago
- A standalone structural (gate-level) verilog parser☆40Feb 2, 2026Updated last month
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆19Feb 24, 2026Updated 3 weeks ago
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 3 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆28Jun 22, 2024Updated last year
- ☆84Jan 5, 2026Updated 2 months ago
- End-to-End Open-Source I2C GPIO Expander☆36Updated this week
- 5 Day TCL begginer to advanced training workshop by VSD☆19Oct 18, 2023Updated 2 years ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆24Feb 19, 2025Updated last year
- Complete installation flow of yosys, OpenSTA and OpenROAD for RTL Verification, Synthesis, Timing Analysis, Power Analysis & GDSII layout…☆21Jul 21, 2025Updated 8 months ago
- Spare Cores Runner☆18Feb 17, 2026Updated last month
- Awesome projects using the Amaranth HDL☆20Feb 6, 2025Updated last year
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 3 months ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated last week
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆210Feb 26, 2026Updated 3 weeks ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting …☆11Updated this week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆336Dec 2, 2025Updated 3 months ago
- ☆14Jun 7, 2021Updated 4 years ago
- Texor is a lightweight, native deep learning library for Python with a familiar PyTorch-style API, built for clarity, speed, and extensib…☆15Aug 29, 2025Updated 6 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆144Jul 23, 2025Updated 7 months ago
- WiFi Network Tools & Maps for iPhone/iPad - DOWNLOAD THIS APP 😄😄😄☆20Nov 5, 2025Updated 4 months ago
- Python SDK to use Qarnot's computing service☆13Feb 6, 2026Updated last month
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 3 years ago
- ☆38Jul 12, 2025Updated 8 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆84Jan 28, 2026Updated last month
- ☆33Dec 16, 2021Updated 4 years ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆20Jan 6, 2026Updated 2 months ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated 8 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆82May 2, 2021Updated 4 years ago
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated last year