☆37Apr 22, 2026Updated 3 weeks ago
Alternatives and similar repositories for megaboom
Users that are interested in megaboom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆24May 13, 2026Updated last week
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated last year
- Structural Netlist API (and more) for EDA post synthesis flow development☆137Updated this week
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated last year
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆19Jul 21, 2020Updated 5 years ago
- A standalone structural (gate-level) verilog parser☆41Mar 20, 2026Updated 2 months ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆25Feb 24, 2026Updated 2 months ago
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 4 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆28Jun 22, 2024Updated last year
- End-to-End Open-Source I2C GPIO Expander☆44Mar 22, 2026Updated last month
- 5 Day TCL begginer to advanced training workshop by VSD☆19Oct 18, 2023Updated 2 years ago
- Spare Cores Runner☆18Apr 23, 2026Updated 3 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Complete installation flow of yosys, OpenSTA and OpenROAD for RTL Verification, Synthesis, Timing Analysis, Power Analysis & GDSII layout…☆22Jul 21, 2025Updated 10 months ago
- Awesome projects using the Amaranth HDL☆20Feb 6, 2025Updated last year
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 5 months ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 2 months ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆29Feb 19, 2025Updated last year
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆220Mar 17, 2026Updated 2 months ago
- The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting …☆11May 1, 2026Updated 2 weeks ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆348Dec 2, 2025Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆14Jun 7, 2021Updated 4 years ago
- Coriolis VLSI EDA Tool (LIP6)☆86May 13, 2026Updated last week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- WiFi Network Tools & Maps for iPhone/iPad - DOWNLOAD THIS APP 😄😄😄☆21Updated this week
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆148Jul 23, 2025Updated 9 months ago
- Python SDK to use Qarnot's computing service☆13Mar 25, 2026Updated last month
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 3 years ago
- ☆38Jul 12, 2025Updated 10 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆98May 10, 2026Updated last week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆33Dec 16, 2021Updated 4 years ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆25Jan 6, 2026Updated 4 months ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated 10 months ago
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆85May 2, 2021Updated 5 years ago
- Drawio => VHDL and Verilog☆61Oct 15, 2023Updated 2 years ago
- SiliconCompiler Design Gallery☆64Updated this week