☆36Apr 22, 2026Updated 2 months ago
Alternatives and similar repositories for megaboom
Users that are interested in megaboom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆24Updated this week
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated last year
- Netlist API (and more) for EDA flow development☆149Updated this week
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆19Jul 21, 2020Updated 6 years ago
- A standalone structural (gate-level) verilog parser☆41Updated this week
- End-to-End Open-Source I2C GPIO Expander☆45Mar 22, 2026Updated 3 months ago
- 5 Day TCL begginer to advanced training workshop by VSD☆20Oct 18, 2023Updated 2 years ago
- (WIP) Open-source Rust gate-level EDA infrastructure: parsers and databases☆21May 2, 2026Updated 2 months ago
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 4 years ago
- SiliconCompiler Design Gallery☆77Jul 10, 2026Updated last week
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Jun 22, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Superscalar dual-issue RISC-V processor☆19Updated this week
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆29Feb 19, 2025Updated last year
- Digital Design Equivalence Checking☆78Updated this week
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- Awesome projects using the Amaranth HDL☆20Feb 6, 2025Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 7 months ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 4 months ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- Python SDK to use Qarnot's computing service☆12Jul 2, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting …☆11Jun 2, 2026Updated last month
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆363Dec 2, 2025Updated 7 months ago
- ☆16May 25, 2026Updated last month
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- Coriolis VLSI EDA Tool (LIP6)☆89Updated this week
- ☆13Oct 18, 2023Updated 2 years ago
- WiFi Network Tools & Maps for iPhone/iPad - DOWNLOAD THIS APP 😄😄😄☆21May 21, 2026Updated last month
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆21Sep 10, 2025Updated 10 months ago
- ☆116Jun 22, 2026Updated 3 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆19Apr 20, 2026Updated 3 months ago
- ☆39Jul 12, 2025Updated last year
- ☆11Sep 8, 2021Updated 4 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆151Jul 23, 2025Updated 11 months ago
- ASIC implementation flow infrastructure, successor to OpenLane☆480Updated this week
- Drawio => VHDL and Verilog☆62Oct 15, 2023Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆85May 2, 2021Updated 5 years ago