☆37Apr 22, 2026Updated 2 months ago
Alternatives and similar repositories for megaboom
Users that are interested in megaboom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆24Updated this week
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated last year
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated last year
- Netlist API (and more) for EDA flow development☆143Updated this week
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆19Jul 21, 2020Updated 5 years ago
- A standalone structural (gate-level) verilog parser☆41Mar 20, 2026Updated 3 months ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆27Feb 24, 2026Updated 4 months ago
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 4 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Jun 22, 2024Updated 2 years ago
- ☆116Jun 22, 2026Updated last week
- End-to-End Open-Source I2C GPIO Expander☆44Mar 22, 2026Updated 3 months ago
- 5 Day TCL begginer to advanced training workshop by VSD☆20Oct 18, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Spare Cores Runner☆18Updated this week
- Complete installation flow of yosys, OpenSTA and OpenROAD for RTL Verification, Synthesis, Timing Analysis, Power Analysis & GDSII layout…☆24Jul 21, 2025Updated 11 months ago
- Awesome projects using the Amaranth HDL☆20Feb 6, 2025Updated last year
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 6 months ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 3 months ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆30Feb 19, 2025Updated last year
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆225Jun 19, 2026Updated last week
- ☆14Oct 18, 2023Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting …☆11Jun 2, 2026Updated 3 weeks ago
- ☆15May 25, 2026Updated last month
- Coriolis VLSI EDA Tool (LIP6)☆89Jun 17, 2026Updated last week
- WiFi Network Tools & Maps for iPhone/iPad - DOWNLOAD THIS APP 😄😄😄☆21May 21, 2026Updated last month
- Python SDK to use Qarnot's computing service☆13Mar 25, 2026Updated 3 months ago
- ☆38Jul 12, 2025Updated 11 months ago
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 3 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆106Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆33Dec 16, 2021Updated 4 years ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆26Jan 6, 2026Updated 5 months ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated 11 months ago
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆85May 2, 2021Updated 5 years ago
- Drawio => VHDL and Verilog☆62Oct 15, 2023Updated 2 years ago
- ☆25Aug 7, 2023Updated 2 years ago