☆36Apr 22, 2026Updated 6 months ago
Alternatives and similar repositories for megaboom
Users that are interested in megaboom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆29Updated this week
- Netlist API (and more) for EDA flow development☆165Updated this week
- MCP server for AI agents to explore SystemVerilog/Verilog netlists: trace connectivity, walk hierarchy, jump to source - without pasting …☆20Updated this week
- A standalone structural (gate-level) verilog parser☆43Oct 12, 2026Updated 2 weeks ago
- ☆18Sep 29, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated last year
- Modelsim QEMU Unicorn integration via the FLI☆15Oct 19, 2025Updated last year
- SystemVerilog RTL Linter for YoSys☆25Nov 22, 2024Updated last year
- Spirit X3 Liberty Format Parser. opensourceliberty.org for more info.☆10Jan 5, 2023Updated 3 years ago
- Digital Design Equivalence Checking☆112Updated this week
- OpenLayout: an open-source custom IC design environment (KLayout, xschem, ngspice, FasterCap). ASAP7 today, support for more PDKs coming.☆19Updated this week
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆26Updated this week
- Analysis tool to assess (HW/SW) system security against fault-injection attacks☆22Jul 21, 2026Updated 3 months ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆11Aug 19, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆13Aug 17, 2026Updated 2 months ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆19Jul 21, 2020Updated 6 years ago
- 🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation☆13Apr 30, 2026Updated 6 months ago
- A high throughput FFT implementation☆21Jan 17, 2022Updated 4 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated 2 years ago
- End-to-End Open-Source I2C GPIO Expander☆45Sep 24, 2026Updated last month
- ☆13Oct 13, 2025Updated last year
- 5 Day TCL begginer to advanced training workshop by VSD☆20Oct 18, 2023Updated 3 years ago
- ☆34Dec 16, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Nix flake for more up-to-date versions of EDA tools☆34Updated this week
- (WIP) Open-source Rust gate-level EDA infrastructure: parsers and databases☆23May 2, 2026Updated 5 months ago
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 4 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- SiliconCompiler Design Gallery☆81Updated this week
- Pull and standardize data on cloud compute resources.☆16Oct 22, 2026Updated last week
- Open Source VLSI library characterizer☆10Jul 7, 2026Updated 3 months ago
- Superscalar dual-issue RISC-V processor☆20Aug 4, 2026Updated 2 months ago
- Doppler effect on WaveForms☆17Sep 1, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Verilog HDL code and documentation for pipelined RISC-V processors designed as a minor project by a team of 4. Includes testbench files, …☆11Nov 23, 2023Updated 2 years ago
- Formulated testbench using System Verilog and UVM and verified I2C bus controller with APB interface☆15Dec 8, 2020Updated 5 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆64Oct 27, 2024Updated 2 years ago
- ☆123Oct 15, 2026Updated 2 weeks ago
- Download YouTube videos and audio with ease (support playlists). Easy to use GUI for yt-dlp written in Qt C++.☆11Feb 6, 2025Updated last year
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- Verilog PCI express components☆28Jun 26, 2023Updated 3 years ago