☆36Apr 22, 2026Updated 4 months ago
Alternatives and similar repositories for megaboom
Users that are interested in megaboom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆26Updated this week
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated last year
- Netlist API (and more) for EDA flow development☆160Updated this week
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated last year
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆19Jul 21, 2020Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A standalone structural (gate-level) verilog parser☆42Jul 29, 2026Updated last month
- End-to-End Open-Source I2C GPIO Expander☆45Jul 23, 2026Updated last month
- 5 Day TCL begginer to advanced training workshop by VSD☆20Oct 18, 2023Updated 2 years ago
- (WIP) Open-source Rust gate-level EDA infrastructure: parsers and databases☆21May 2, 2026Updated 3 months ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 4 years ago
- SiliconCompiler Design Gallery☆77Updated this week
- Pull and standardize data on cloud compute resources.☆15Updated this week
- Superscalar dual-issue RISC-V processor☆19Aug 4, 2026Updated 3 weeks ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆30Feb 19, 2025Updated last year
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- Awesome projects using the Amaranth HDL☆20Feb 6, 2025Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 8 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Jun 22, 2024Updated 2 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆228Aug 18, 2026Updated last week
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 5 months ago
- Spare Cores Runner☆18Updated this week
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Python SDK to use Qarnot's computing service☆12Aug 4, 2026Updated 3 weeks ago
- The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting …☆11Aug 1, 2026Updated 3 weeks ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆369Dec 2, 2025Updated 8 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- Coriolis VLSI EDA Tool (LIP6)☆93Updated this week
- ☆13Oct 18, 2023Updated 2 years ago
- WiFi Network Tools & Maps for iPhone/iPad - DOWNLOAD THIS APP 😄😄😄☆22Updated this week
- IO and periphery cells for SKY130 provided by SkyWater.☆14Nov 29, 2023Updated 2 years ago
- ☆117Jun 22, 2026Updated 2 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆21Aug 23, 2026Updated last week
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆20Apr 20, 2026Updated 4 months ago
- ☆11Sep 8, 2021Updated 4 years ago
- ☆39Jul 12, 2025Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆89May 2, 2021Updated 5 years ago
- Drawio => VHDL and Verilog☆62Oct 15, 2023Updated 2 years ago
- ASIC implementation flow infrastructure, successor to OpenLane☆525Updated this week