☆37Mar 20, 2026Updated 3 weeks ago
Alternatives and similar repositories for megaboom
Users that are interested in megaboom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆24Updated this week
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated last year
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated last year
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆19Jul 21, 2020Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A standalone structural (gate-level) verilog parser☆40Mar 20, 2026Updated 3 weeks ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆19Feb 24, 2026Updated last month
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 3 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆28Jun 22, 2024Updated last year
- ☆91Mar 26, 2026Updated 2 weeks ago
- End-to-End Open-Source I2C GPIO Expander☆44Mar 22, 2026Updated 2 weeks ago
- 5 Day TCL begginer to advanced training workshop by VSD☆19Oct 18, 2023Updated 2 years ago
- Complete installation flow of yosys, OpenSTA and OpenROAD for RTL Verification, Synthesis, Timing Analysis, Power Analysis & GDSII layout…☆21Jul 21, 2025Updated 8 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Spare Cores Runner☆18Feb 17, 2026Updated last month
- Awesome projects using the Amaranth HDL☆20Feb 6, 2025Updated last year
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 3 months ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated last month
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆217Mar 17, 2026Updated 3 weeks ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆27Feb 19, 2025Updated last year
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting …☆11Updated this week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆340Dec 2, 2025Updated 4 months ago
- ☆14Jun 7, 2021Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆146Jul 23, 2025Updated 8 months ago
- Python SDK to use Qarnot's computing service☆13Mar 25, 2026Updated 2 weeks ago
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 3 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆87Jan 28, 2026Updated 2 months ago
- ☆38Jul 12, 2025Updated 8 months ago
- ☆33Dec 16, 2021Updated 4 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆21Jan 6, 2026Updated 3 months ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated 8 months ago
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated last year
- a custom 16bit cpu☆17Oct 20, 2024Updated last year
- Drawio => VHDL and Verilog☆61Oct 15, 2023Updated 2 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 5 months ago
- SiliconCompiler Design Gallery☆63Updated this week