eclufsc / libertyParserLinks
Mirror of Synopsys's Liberty parser library
☆22Updated 7 years ago
Alternatives and similar repositories for libertyParser
Users that are interested in libertyParser are comparing it to the libraries listed below
Sorting:
- ☆76Updated this week
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- LAYout with Gridded Objects v2☆57Updated 3 weeks ago
- reference block design for the ASAP7nm library in Cadence Innovus☆46Updated last year
- IDEA project source files☆107Updated 8 months ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 5 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last week
- ☆44Updated last year
- Delay Calculation ToolKit☆32Updated 2 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆35Updated last week
- Intel's Analog Detailed Router☆39Updated 5 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- A Standalone Structural Verilog Parser☆93Updated 3 years ago
- Introductory course into static timing analysis (STA).☆94Updated last week
- ☆33Updated 5 years ago
- Circuit release of the MAGICAL project☆35Updated 5 years ago
- ☆175Updated 4 months ago
- AMC: Asynchronous Memory Compiler☆49Updated 5 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆58Updated 5 years ago
- ☆41Updated 3 years ago
- ideas and eda software for vlsi design☆50Updated 3 weeks ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated 2 months ago
- liberty parser (For parsing IC timing lib file)☆60Updated last year
- A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.☆97Updated 3 years ago
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- ☆25Updated 4 years ago
- ☆105Updated 5 years ago