Mirror of Synopsys's Liberty parser library
☆24Jul 6, 2018Updated 7 years ago
Alternatives and similar repositories for libertyParser
Users that are interested in libertyParser are comparing it to the libraries listed below
Sorting:
- SMT-based-STDCELL-Layout-Generator☆18Sep 30, 2021Updated 4 years ago
- Medium Access Control layer of 802.15.4☆13Nov 14, 2014Updated 11 years ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- The Berkeley Verilog-A Parser and Processor☆15Mar 24, 2017Updated 8 years ago
- PVconverter is a language translation tool which can convert the commonly used physical verification programming languages to each other.…☆15Sep 23, 2021Updated 4 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆19Oct 8, 2021Updated 4 years ago
- Open Analog Design Environment☆25May 19, 2023Updated 2 years ago
- Download proccedings from DVCon☆22Jun 9, 2021Updated 4 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Feb 18, 2021Updated 5 years ago
- ☆24May 6, 2023Updated 2 years ago
- Python iterface for Cadence LEF/DEF parser.☆33Oct 31, 2023Updated 2 years ago
- This is a simple implementation of Saavedra-Barrera's paper SAAVEDRA-BARRERA R H. CPU Performance Evaluation and Execution Time Predictio…☆10Nov 23, 2021Updated 4 years ago
- A macrospin simulation tool for nanoparticles☆12Dec 4, 2024Updated last year
- magnum.af: A finite differences GPU-accelerated micromagnetic and atomistic simulation software☆13Nov 11, 2024Updated last year
- Yet Another Simulation Architecture☆79Sep 17, 2020Updated 5 years ago
- A simulator for RRAM-based neural processor engine.☆35Mar 6, 2018Updated 7 years ago
- BigDataBench Spark workloads☆11Jul 15, 2016Updated 9 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆10Oct 3, 2017Updated 8 years ago
- mumax3 with sot(spin orbit torque)☆11Mar 3, 2023Updated 3 years ago
- MiTMoJCo (Microscopic Tunneling Model for Josephson Contacts) is C and Python code for simulating dynamics of superconducting Josephson j…☆10Feb 9, 2023Updated 3 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆47Feb 21, 2026Updated last week
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 6 years ago
- JSON lib in Systemverilog☆44Feb 23, 2022Updated 4 years ago
- A Standalone Structural Verilog Parser☆99Mar 31, 2022Updated 3 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 4 months ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12May 29, 2021Updated 4 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- ☆15Aug 8, 2024Updated last year
- Standard cell placement (global and detailed) tool based on modified algorithm “simulated annealing”☆12Jan 7, 2026Updated last month
- Unified Coverage Interoperability Standard (UCIS)☆14Jan 28, 2026Updated last month
- Interactive Configuration Backup Manager☆11Jan 6, 2023Updated 3 years ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- ☆14Feb 16, 2026Updated 2 weeks ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- 🛠Robust SSH: auto-reconnect SSH session that preserves your running shell and command. Intuitive, no server-side setup, aimed at simplic…☆13Nov 14, 2025Updated 3 months ago
- ☆51Apr 8, 2024Updated last year
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆21Jul 24, 2025Updated 7 months ago