A Standalone Structural Verilog Parser
☆99Mar 31, 2022Updated 3 years ago
Alternatives and similar repositories for Parser-Verilog
Users that are interested in Parser-Verilog are comparing it to the libraries listed below
Sorting:
- A standalone structural (gate-level) verilog parser☆40Feb 2, 2026Updated 3 weeks ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆59Aug 7, 2022Updated 3 years ago
- A verilog parser☆19Apr 12, 2024Updated last year
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆135Jul 17, 2019Updated 6 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆690Dec 26, 2025Updated 2 months ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Updated this week
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 6 years ago
- A LEF/DEF Utility.☆33Aug 15, 2019Updated 6 years ago
- EPWave -- The Free Interactive Browser-Based Wave Viewer☆14Apr 1, 2015Updated 10 years ago
- UCSD Detailed Router☆96Jan 5, 2021Updated 5 years ago
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- Open Source Detailed Placement engine☆12Feb 19, 2020Updated 6 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- A complete open-source design-for-testing (DFT) Solution☆180Aug 30, 2025Updated 6 months ago
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 9 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆360Updated this week
- ☆97Jun 26, 2019Updated 6 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆192May 19, 2025Updated 9 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆317Jun 30, 2025Updated 8 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Feb 23, 2026Updated last week
- Tools for working with circuits as graphs in python☆126Nov 17, 2023Updated 2 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Mar 20, 2023Updated 2 years ago
- GPU-based logic synthesis tool☆97Nov 27, 2025Updated 3 months ago
- ☆14Jan 3, 2018Updated 8 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- ☆16Feb 5, 2026Updated 3 weeks ago
- Analyzer and simulator of logic circuit☆15May 8, 2017Updated 8 years ago
- OpenSTA engine☆552Updated this week
- discrete gate sizing☆14Nov 23, 2020Updated 5 years ago
- EDA physical synthesis optimization kit☆64Nov 13, 2023Updated 2 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Aug 20, 2019Updated 6 years ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆575Updated this week
- UVM 1.2 port to Python☆259Feb 9, 2025Updated last year
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆23Updated this week
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated last year
- Annealing-based PCB placement tool☆40May 26, 2020Updated 5 years ago
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago