OpenTimer / Parser-VerilogLinks
A Standalone Structural Verilog Parser
☆92Updated 3 years ago
Alternatives and similar repositories for Parser-Verilog
Users that are interested in Parser-Verilog are comparing it to the libraries listed below
Sorting:
- A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.☆95Updated 3 years ago
- Introductory course into static timing analysis (STA).☆94Updated last month
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆61Updated last year
- Logic synthesis and ABC based optimization☆49Updated 3 weeks ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆147Updated 11 months ago
- IDEA project source files☆106Updated 6 months ago
- ☆105Updated 5 years ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆60Updated 3 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Python bindings for slang, a library for compiling SystemVerilog☆58Updated 4 months ago
- SystemVerilog frontend for Yosys☆117Updated last week
- ☆95Updated last year
- A complete open-source design-for-testing (DFT) Solution☆153Updated last week
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- ☆70Updated this week
- Python packages providing a library for Verification Stimulus and Coverage☆121Updated this week
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆177Updated 5 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Python-based Verilog Parser (currently Netlist only)☆54Updated 8 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- EDA physical synthesis optimization kit☆57Updated last year
- reference block design for the ASAP7nm library in Cadence Innovus☆44Updated 11 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- Qrouter detail router for digital ASIC designs☆57Updated last month
- RISC-V Verification Interface☆92Updated this week
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- ideas and eda software for vlsi design☆50Updated last week
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago