OpenTimer / Parser-VerilogLinks
A Standalone Structural Verilog Parser
☆97Updated 3 years ago
Alternatives and similar repositories for Parser-Verilog
Users that are interested in Parser-Verilog are comparing it to the libraries listed below
Sorting:
- A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.☆100Updated 3 years ago
- Introductory course into static timing analysis (STA).☆97Updated 3 months ago
- ☆88Updated this week
- IDEA project source files☆109Updated last month
- Python bindings for slang, a library for compiling SystemVerilog☆63Updated 8 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆187Updated 5 years ago
- ☆105Updated 5 years ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- ☆194Updated 6 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆267Updated last month
- ideas and eda software for vlsi design☆50Updated last month
- SystemVerilog frontend for Yosys☆165Updated last week
- A complete open-source design-for-testing (DFT) Solution☆164Updated last month
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- ☆174Updated 4 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- Logic synthesis and ABC based optimization☆50Updated last week
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆62Updated 4 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆126Updated last week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 months ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆110Updated 4 years ago
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆133Updated 6 years ago
- Collection of digital hardware modules & projects (benchmarks)☆62Updated 3 weeks ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆56Updated 3 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆47Updated 4 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated this week
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆84Updated 5 months ago