OpenTimer / Parser-VerilogLinks
A Standalone Structural Verilog Parser
☆97Updated 3 years ago
Alternatives and similar repositories for Parser-Verilog
Users that are interested in Parser-Verilog are comparing it to the libraries listed below
Sorting:
- Introductory course into static timing analysis (STA).☆96Updated last month
- ☆82Updated this week
- A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.☆97Updated 3 years ago
- A complete open-source design-for-testing (DFT) Solution☆164Updated 2 months ago
- ideas and eda software for vlsi design☆50Updated this week
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆182Updated 5 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆62Updated 4 years ago
- IDEA project source files☆108Updated last week
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- ☆178Updated 5 months ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆155Updated last month
- Physical Design Flow from RTL to GDS using Opensource tools.☆105Updated 4 years ago
- ☆105Updated 5 years ago
- Logic synthesis and ABC based optimization☆49Updated 2 weeks ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆258Updated 3 weeks ago
- reference block design for the ASAP7nm library in Cadence Innovus☆49Updated last year
- RISC-V Verification Interface☆101Updated 2 months ago
- ☆164Updated 3 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆133Updated 6 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆126Updated last month
- ☆25Updated 4 years ago
- liberty parser (For parsing IC timing lib file)☆63Updated 2 years ago
- Delay Calculation ToolKit☆32Updated 3 years ago
- Python bindings for slang, a library for compiling SystemVerilog☆62Updated 7 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated this week