A Standalone Structural Verilog Parser
☆98Mar 31, 2022Updated 4 years ago
Alternatives and similar repositories for Parser-Verilog
Users that are interested in Parser-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆61Aug 7, 2022Updated 3 years ago
- A standalone structural (gate-level) verilog parser☆41Updated this week
- A verilog parser☆19Apr 12, 2024Updated 2 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆135Jul 17, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 7 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆707Dec 26, 2025Updated 6 months ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Netlist API (and more) for EDA flow development☆149Updated this week
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- discrete gate sizing☆14Nov 23, 2020Updated 5 years ago
- Open Source Detailed Placement engine☆13Feb 19, 2020Updated 6 years ago
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 6 years ago
- Mirror of Synopsys's Liberty parser library☆25Jul 6, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Problems and Results of IWLS 2022 Programming Contest☆24Apr 12, 2025Updated last year
- UCSD Detailed Router☆98Jan 5, 2021Updated 5 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆197May 19, 2025Updated last year
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆466Updated this week
- Tools for working with circuits as graphs in python☆129Nov 17, 2023Updated 2 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆148Mar 20, 2023Updated 3 years ago
- A complete open-source design-for-testing (DFT) Solution☆198Aug 30, 2025Updated 10 months ago
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 10 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- NTHU CS6135 VLSI Physical Design Automation (2022 Fall)☆19Jan 20, 2023Updated 3 years ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆330Jun 30, 2025Updated last year
- Open Source Detailed Placement engine☆41Nov 27, 2019Updated 6 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆21Aug 20, 2019Updated 6 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆379Updated this week
- GPU-based logic synthesis tool☆107Mar 31, 2026Updated 3 months ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Deep learning toolkit-enabled VLSI placement☆1,029Updated this week
- EPWave -- The Free Interactive Browser-Based Wave Viewer☆14Apr 1, 2015Updated 11 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Database and Tool Framework for EDA☆127Jan 25, 2021Updated 5 years ago
- Macro placement tool for OpenROAD flow☆27Aug 13, 2020Updated 5 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆19Updated this week
- OpenSTA engine☆595Jul 9, 2026Updated last week
- The first version of TritonPart☆36Jan 2, 2024Updated 2 years ago
- VLSI EDA Global Router☆84Feb 15, 2026Updated 5 months ago
- Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"☆27Dec 9, 2018Updated 7 years ago