A Standalone Structural Verilog Parser
☆98Mar 31, 2022Updated 4 years ago
Alternatives and similar repositories for Parser-Verilog
Users that are interested in Parser-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆61Aug 7, 2022Updated 3 years ago
- A standalone structural (gate-level) verilog parser☆41Mar 20, 2026Updated 2 months ago
- A verilog parser☆19Apr 12, 2024Updated 2 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆135Jul 17, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 7 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆701Dec 26, 2025Updated 5 months ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Netlist API (and more) for EDA flow development☆140Updated this week
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- Open Source Detailed Placement engine☆13Feb 19, 2020Updated 6 years ago
- Mirror of Synopsys's Liberty parser library☆24Jul 6, 2018Updated 7 years ago
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 6 years ago
- Problems and Results of IWLS 2022 Programming Contest☆24Apr 12, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- UCSD Detailed Router☆97Jan 5, 2021Updated 5 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆197May 19, 2025Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463May 31, 2026Updated last week
- discrete gate sizing☆14Nov 23, 2020Updated 5 years ago
- Tools for working with circuits as graphs in python☆129Nov 17, 2023Updated 2 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆146Mar 20, 2023Updated 3 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- NTHU CS6135 VLSI Physical Design Automation (2022 Fall)☆19Jan 20, 2023Updated 3 years ago
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 9 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A complete open-source design-for-testing (DFT) Solution☆195Aug 30, 2025Updated 9 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆328Jun 30, 2025Updated 11 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆378Updated this week
- EPWave -- The Free Interactive Browser-Based Wave Viewer☆14Apr 1, 2015Updated 11 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆21Aug 20, 2019Updated 6 years ago
- Deep learning toolkit-enabled VLSI placement☆1,010Apr 24, 2026Updated last month
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆25Feb 24, 2026Updated 3 months ago
- GPU-based logic synthesis tool☆104Mar 31, 2026Updated 2 months ago
- Open Source Detailed Placement engine☆41Nov 27, 2019Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Database and Tool Framework for EDA☆125Jan 25, 2021Updated 5 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆18May 31, 2026Updated last week
- The first version of TritonPart☆35Jan 2, 2024Updated 2 years ago
- Macro placement tool for OpenROAD flow☆27Aug 13, 2020Updated 5 years ago
- GT3 PDK☆34Nov 14, 2025Updated 6 months ago
- OpenSTA engine☆582Jun 3, 2026Updated last week
- Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"☆27Dec 9, 2018Updated 7 years ago