A Standalone Structural Verilog Parser
☆96Mar 31, 2022Updated 4 years ago
Alternatives and similar repositories for Parser-Verilog
Users that are interested in Parser-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆62Aug 7, 2022Updated 4 years ago
- A standalone structural (gate-level) verilog parser☆43Sep 13, 2026Updated 3 weeks ago
- A verilog parser☆19Apr 12, 2024Updated 2 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆135Jul 17, 2019Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Mirror of Synopsys's Liberty parser library☆24Jul 6, 2018Updated 8 years ago
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 7 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆720Dec 26, 2025Updated 9 months ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Netlist API (and more) for EDA flow development☆165Updated this week
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- discrete gate sizing☆14Nov 23, 2020Updated 5 years ago
- Open Source Detailed Placement engine☆13Feb 19, 2020Updated 6 years ago
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Problems and Results of IWLS 2022 Programming Contest☆24Apr 12, 2025Updated last year
- UCSD Detailed Router☆100Jan 5, 2021Updated 5 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆199May 19, 2025Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- Tools for working with circuits as graphs in python☆132Nov 17, 2023Updated 2 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆152Mar 20, 2023Updated 3 years ago
- A complete open-source design-for-testing (DFT) Solution☆206Aug 30, 2025Updated last year
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 10 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆334Jun 30, 2025Updated last year
- NTHU CS6135 VLSI Physical Design Automation (2022 Fall)☆19Jan 20, 2023Updated 3 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆21Aug 20, 2019Updated 7 years ago
- Open Source Detailed Placement engine☆40Nov 27, 2019Updated 6 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆398Updated this week
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- GPU-based logic synthesis tool☆111Mar 31, 2026Updated 6 months ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 3 months ago
- EPWave -- The Free Interactive Browser-Based Wave Viewer☆14Apr 1, 2015Updated 11 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Deep learning toolkit-enabled VLSI placement☆1,055Jul 18, 2026Updated 2 months ago
- Database and Tool Framework for EDA☆128Jan 25, 2021Updated 5 years ago
- Macro placement tool for OpenROAD flow☆27Aug 13, 2020Updated 6 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆19Sep 22, 2026Updated 2 weeks ago
- OpenSTA engine☆625Sep 28, 2026Updated last week
- VLSI EDA Global Router☆85Feb 15, 2026Updated 7 months ago
- Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"☆27Dec 9, 2018Updated 7 years ago