Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.
☆108Oct 22, 2026Updated this week
Alternatives and similar repositories for xezim
Users that are interested in xezim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog Linter based on pyslang☆34May 5, 2025Updated last year
- Python interface for cross-calling with HDL☆53Sep 15, 2026Updated last month
- A Python package for generating HDL wrappers and top modules for HDL sources☆134Updated this week
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆66Jul 25, 2026Updated 2 months ago
- SystemVerilog file list pruner☆19Sep 14, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆48Oct 6, 2026Updated 2 weeks ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆61Sep 19, 2026Updated last month
- A fast, open-source DRC (Design Rule Check) engine for GDSII layouts.☆61Oct 16, 2026Updated last week
- Tools for manipulating Fast Signal Trace (FST) format waveforms.☆19Oct 11, 2026Updated last week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆146Oct 13, 2026Updated last week
- Simple template-based UVM code generator☆32Apr 15, 2026Updated 6 months ago
- Reflection API for SystemVerilog☆14Mar 30, 2026Updated 6 months ago
- Digital logic benchmark suite☆93Sep 28, 2026Updated 3 weeks ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RTLMeter benchmark suite☆34Oct 14, 2026Updated last week
- Parse FSDB waveform files☆24Apr 13, 2026Updated 6 months ago
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆88Aug 10, 2026Updated 2 months ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- Making cocotb testbenches that bit easier☆42Feb 28, 2026Updated 7 months ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆21Jul 28, 2025Updated last year
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆76Sep 22, 2026Updated last month
- A SystemVerilog language server based on the Slang library.☆335Oct 15, 2026Updated last week
- Fabric generator and CAD tools graphical frontend☆19Oct 6, 2026Updated 2 weeks ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆52Jul 11, 2025Updated last year
- Digital Design Equivalence Checking☆111Updated this week
- ☆10May 27, 2026Updated 4 months ago
- SystemRDL 2.0 language compiler front-end☆287Oct 7, 2026Updated 2 weeks ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 3 years ago
- ☆20Oct 8, 2026Updated 2 weeks ago
- LEVEL: Open-source RV32IMC RISC-V processor core with pipelined microarchitecture, cache support, SoC peripherals and verification framew…☆34Jul 6, 2026Updated 3 months ago
- Python packages providing a library for Verification Stimulus and Coverage☆149Oct 14, 2026Updated last week
- ☆17Jun 5, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Code generation tool for control and status registers☆470Sep 11, 2026Updated last month
- RISC-V Formal Verification Framework☆220Jul 15, 2026Updated 3 months ago
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆12Jun 3, 2025Updated last year
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆495Updated this week
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated 2 years ago
- Native Rust implementation of the FST waveform format from GTKWave.☆15Oct 13, 2026Updated last week
- ☆132Updated this week