Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.
☆72Aug 23, 2026Updated this week
Alternatives and similar repositories for xezim
Users that are interested in xezim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- Reflection API for SystemVerilog☆14Mar 30, 2026Updated 4 months ago
- ☆47Jul 31, 2026Updated 3 weeks ago
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆83Aug 10, 2026Updated 2 weeks ago
- Parse FSDB waveform files☆23Apr 13, 2026Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RTLMeter benchmark suite☆32Jul 21, 2026Updated last month
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- ☆10May 27, 2026Updated 2 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆133Updated this week
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆21Jul 28, 2025Updated last year
- Python interface for cross-calling with HDL☆52Mar 14, 2026Updated 5 months ago
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆60Jul 25, 2026Updated 3 weeks ago
- SystemVerilog file list pruner☆19Aug 2, 2026Updated 3 weeks ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆17Jun 5, 2024Updated 2 years ago
- ☆20Updated this week
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆12Jun 3, 2025Updated last year
- Making cocotb testbenches that bit easier☆41Feb 28, 2026Updated 5 months ago
- A SystemVerilog language server based on the Slang library.☆302Updated this week
- Simple template-based UVM code generator☆31Apr 15, 2026Updated 4 months ago
- LEVEL: Open-source RV32IMC RISC-V processor core with pipelined microarchitecture, cache support, SoC peripherals and verification framew…☆31Jul 6, 2026Updated last month
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated last month
- Python packages providing a library for Verification Stimulus and Coverage☆148Jul 5, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆60Updated this week
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆142Jul 21, 2026Updated last month
- SpiceBind – spice inside HDL simulator☆58Aug 14, 2026Updated last week
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆106Updated this week
- Netlist API (and more) for EDA flow development☆160Updated this week
- Communication framework for RTL simulation and emulation.☆319Aug 3, 2026Updated 2 weeks ago
- Digital Design Equivalence Checking☆100Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆31Oct 5, 2022Updated 3 years ago
- みんなのSystemVerilog☆19May 12, 2022Updated 4 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- A novel Design-for-Test flow using LibreLane☆45May 9, 2026Updated 3 months ago