SystemVerilog (IEEE 1800-2017) Simulator
☆60Jul 14, 2026Updated this week
Alternatives and similar repositories for xezim
Users that are interested in xezim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆39Nov 6, 2025Updated 8 months ago
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- Reflection API for SystemVerilog☆14Mar 30, 2026Updated 3 months ago
- ☆46Updated this week
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆78Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆60Jun 7, 2026Updated last month
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 2 weeks ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆135Jun 15, 2026Updated 3 weeks ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 2 years ago
- ☆17Jun 5, 2024Updated 2 years ago
- Simple template-based UVM code generator☆30Apr 15, 2026Updated 2 months ago
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆12Jun 3, 2025Updated last year
- Python packages providing a library for Verification Stimulus and Coverage☆147Jul 5, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 4 months ago
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆93Updated this week
- Making cocotb testbenches that bit easier☆40Feb 28, 2026Updated 4 months ago
- Control and status register code generator toolchain☆198May 5, 2026Updated 2 months ago
- Communication framework for RTL simulation and emulation.☆314Updated this week
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆31Oct 5, 2022Updated 3 years ago
- Parse FSDB waveform files☆23Apr 13, 2026Updated 3 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- みんなのSystemVerilog☆19May 12, 2022Updated 4 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆20Jul 28, 2025Updated 11 months ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated last year
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆64Updated this week
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- FPGA synthesis tool powered by program synthesis☆56Dec 15, 2025Updated 6 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆108May 22, 2026Updated last month
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆47Jul 11, 2025Updated last year
- SystemVerilog FSM generator☆39May 10, 2026Updated 2 months ago
- ☆220May 30, 2026Updated last month
- Python interface for cross-calling with HDL☆50Mar 14, 2026Updated 4 months ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 4 months ago
- An automatic clock gating utility☆53Apr 15, 2025Updated last year