Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.
☆90Oct 2, 2026Updated this week
Alternatives and similar repositories for xezim
Users that are interested in xezim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Python interface for cross-calling with HDL☆52Sep 15, 2026Updated 2 weeks ago
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- Reflection API for SystemVerilog☆14Mar 30, 2026Updated 6 months ago
- ☆47Sep 8, 2026Updated 3 weeks ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆61Sep 19, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆87Aug 10, 2026Updated last month
- Parse FSDB waveform files☆24Apr 13, 2026Updated 5 months ago
- RTLMeter benchmark suite☆33Updated this week
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- ☆10May 27, 2026Updated 4 months ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆21Jul 28, 2025Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆135Updated this week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆146Aug 23, 2026Updated last month
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆62Jul 25, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemVerilog file list pruner☆19Sep 14, 2026Updated 2 weeks ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 3 years ago
- Tools for manipulating Fast Signal Trace (FST) format waveforms.☆19Oct 22, 2025Updated 11 months ago
- ☆17Jun 5, 2024Updated 2 years ago
- ☆20Updated this week
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆12Jun 3, 2025Updated last year
- Making cocotb testbenches that bit easier☆42Feb 28, 2026Updated 7 months ago
- Simple template-based UVM code generator☆32Apr 15, 2026Updated 5 months ago
- A SystemVerilog language server based on the Slang library.☆327Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- LEVEL: Open-source RV32IMC RISC-V processor core with pipelined microarchitecture, cache support, SoC peripherals and verification framew…☆33Jul 6, 2026Updated 2 months ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 3 months ago
- Python packages providing a library for Verification Stimulus and Coverage☆149Sep 17, 2026Updated 2 weeks ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆74Sep 22, 2026Updated last week
- Netlist API (and more) for EDA flow development☆164Updated this week
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆124Updated this week
- Communication framework for RTL simulation and emulation.☆324Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆15May 24, 2025Updated last year
- Digital Design Equivalence Checking☆110Updated this week
- みんなのSystemVerilog☆19May 12, 2022Updated 4 years ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆32Oct 5, 2022Updated 3 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 4 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago