Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.
☆129Nov 12, 2026Updated this week
Alternatives and similar repositories for xezim
Users that are interested in xezim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A hardware verification framework in Rust, inspired by the UVM.☆16Oct 28, 2026Updated 2 weeks ago
- nvc + xsim = encrypted IP and, quite possibly, eternal glory☆26Updated this week
- ☆48Updated this week
- ☆25Aug 9, 2026Updated 3 months ago
- SystemVerilog Linter based on pyslang☆34May 5, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆61Nov 3, 2026Updated last week
- Digital logic benchmark suite☆96Nov 3, 2026Updated last week
- A Python package for generating HDL wrappers and top modules for HDL sources☆134Updated this week
- Computer Architecture: A Quantitative Approach in SystemVerilog / VHDL☆43Updated this week
- Python interface for cross-calling with HDL☆54Oct 27, 2026Updated 2 weeks ago
- AI hardware engineer☆13Updated this week
- Staging area for new features of cocotb☆15Updated this week
- uvm framework generator☆12Oct 17, 2026Updated 3 weeks ago
- MCP server for AI agents to explore SystemVerilog, Verilog and VHDL (beta) designs: trace connectivity, walk hierarchy, jump to source - …☆22Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆66Updated this week
- Digital Design Equivalence Checking☆120Updated this week
- Systemverilog and UVM exercises inspired by ziglings☆39Oct 26, 2026Updated 2 weeks ago
- A SystemVerilog language server based on the Slang library.☆352Updated this week
- SystemVerilog file list pruner☆19Oct 19, 2026Updated 3 weeks ago
- A fast, open-source DRC (Design Rule Check) engine for GDSII layouts.☆63Updated this week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆150Oct 25, 2026Updated 2 weeks ago
- wzv — record now, get waveforms later☆26Aug 29, 2026Updated 2 months ago
- Bus performance analysis tool☆15Jun 9, 2026Updated 5 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆98Oct 21, 2026Updated 3 weeks ago
- ARCH hardware description language and compiler☆79Updated this week
- Running Python code in SystemVerilog☆73May 8, 2026Updated 6 months ago
- Ride the Wellen! 🌊☆17Aug 27, 2026Updated 2 months ago
- Open-source RTL logic simulator with CUDA acceleration☆307Sep 30, 2025Updated last year
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- Tools for manipulating Fast Signal Trace (FST) format waveforms.☆19Oct 11, 2026Updated last month
- Simple template-based UVM code generator☆32Apr 15, 2026Updated 6 months ago
- ☆133Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Reflection API for SystemVerilog☆14Mar 30, 2026Updated 7 months ago
- An open source, parameterized SystemVerilog digital hardware IP library☆34May 26, 2024Updated 2 years ago
- ☆42Oct 16, 2026Updated 3 weeks ago
- openENOC is an open-source Ethernet-based NoC for scalable MPSoC systems, using Layer-2 frame switching to connect CPUs, accelerators and…☆28Updated this week
- ☆143Aug 14, 2026Updated 2 months ago
- Open-source EDA framework for RTL elaboration, netlist analysis, and transformation, with C++ and Python APIs☆170Updated this week
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 4 months ago
Are these results useful?