SystemVerilog design elaborator into word-level netlist form
☆253Oct 20, 2026Updated last week
Alternatives and similar repositories for sv-elab
Users that are interested in sv-elab are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog compiler and language services☆1,173Updated this week
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- RTLMeter benchmark suite☆34Oct 19, 2026Updated last week
- Digital Design Equivalence Checking☆112Updated this week
- Netlist API (and more) for EDA flow development☆165Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- SystemVerilog to Verilog conversion☆758Aug 18, 2026Updated 2 months ago
- Mutation Cover with Yosys (MCY)☆101Oct 13, 2026Updated 2 weeks ago
- Hardware Formal Verification Tool☆123Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- Tools based upon slang for language server purpose☆24Sep 10, 2026Updated last month
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆76Sep 22, 2026Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆404Updated this week
- The HW-CBMC and EBMC Model Checkers for Verilog☆117Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆132Updated this week
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆18Feb 3, 2026Updated 8 months ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 7 months ago
- Equivalence checking with Yosys☆66Oct 20, 2026Updated last week
- A standalone structural (gate-level) verilog parser☆43Oct 12, 2026Updated 2 weeks ago
- Dyno-IR Monorepo. High-Performance Compiler Framework for HW Synthesis & Beyond.☆17Updated this week
- ☆36Mar 31, 2025Updated last year
- ☆33Jan 7, 2025Updated last year
- A novel Design-for-Test flow using LibreLane☆50May 9, 2026Updated 5 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Modular hardware build system☆1,239Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,974Updated this week
- Open-source RTL logic simulator with CUDA acceleration☆305Sep 30, 2025Updated last year
- Yosys Open SYnthesis Suite☆4,854Updated this week
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆31Oct 13, 2026Updated 2 weeks ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆559Oct 15, 2026Updated 2 weeks ago
- ☆48Oct 6, 2026Updated 3 weeks ago
- Logic circuit analysis and optimization☆53Feb 2, 2026Updated 8 months ago
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆29Updated this week
- ☆13Aug 17, 2026Updated 2 months ago
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- A dependency management tool for hardware projects.☆401Oct 22, 2026Updated last week
- Digital logic benchmark suite☆94Sep 28, 2026Updated last month
- A SystemVerilog language server based on the Slang library.☆346Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆483Jun 10, 2026Updated 4 months ago