SystemVerilog design elaborator into word-level netlist form
☆245Aug 3, 2026Updated last week
Alternatives and similar repositories for sv-elab
Users that are interested in sv-elab are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog compiler and language services☆1,105Updated this week
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- RTLMeter benchmark suite☆31Jul 21, 2026Updated 2 weeks ago
- Netlist API (and more) for EDA flow development☆157Updated this week
- LLM-Assisted Hardware Formal Verification Tool☆113Jul 13, 2026Updated 3 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Tools based upon slang for language server purpose☆24Updated this week
- Digital Design Equivalence Checking☆92Updated this week
- SystemVerilog to Verilog conversion☆747Mar 28, 2026Updated 4 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆266Jul 22, 2026Updated 2 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆471Jul 28, 2026Updated last week
- The HW-CBMC and EBMC Model Checkers for Verilog☆114Updated this week
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated last year
- ☆124Jul 31, 2026Updated last week
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆17Feb 3, 2026Updated 6 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆35Mar 31, 2025Updated last year
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 4 months ago
- ☆33Jan 7, 2025Updated last year
- A novel Design-for-Test flow using LibreLane☆45May 9, 2026Updated 3 months ago
- Mutation Cover with Yosys (MCY)☆96Updated this week
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- Open-source RTL logic simulator with CUDA acceleration☆290Sep 30, 2025Updated 10 months ago
- A standalone structural (gate-level) verilog parser☆42Jul 29, 2026Updated last week
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Test suite designed to check compliance with the SystemVerilog standard.☆385Updated this week
- Equivalence checking with Yosys☆59Updated this week
- A SystemVerilog language server based on the Slang library.☆292Updated this week
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆29Jan 6, 2026Updated 7 months ago
- Yosys Open SYnthesis Suite☆4,656Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,904Updated this week
- Self-contained RTL to GDS flow for simple chip designs☆73Jul 7, 2026Updated last month
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆107Jul 1, 2026Updated last month
- ASIC implementation flow infrastructure, successor to OpenLane☆502Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- FPGA synthesis tool powered by equality saturation and program synthesis.☆14Jan 9, 2026Updated 7 months ago
- high-performance RTL simulator☆195Updated this week
- 21st century electronic design automation tools, written in Rust.☆37Updated this week
- ☆18Jul 12, 2024Updated 2 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd. (ICS55 for short).☆253Updated this week
- Yosys RTLIL dialect for MLIR☆24Jun 12, 2025Updated last year
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆137Jul 21, 2026Updated 2 weeks ago