SystemVerilog design elaborator into word-level netlist form
☆250Sep 15, 2026Updated this week
Alternatives and similar repositories for sv-elab
Users that are interested in sv-elab are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog compiler and language services☆1,142Updated this week
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- RTLMeter benchmark suite☆33Sep 8, 2026Updated last week
- Netlist API (and more) for EDA flow development☆162Updated this week
- Tools based upon slang for language server purpose☆24Sep 10, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Hardware Formal Verification Tool☆117Updated this week
- Digital Design Equivalence Checking☆109Updated this week
- SystemVerilog to Verilog conversion☆753Aug 18, 2026Updated last month
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- The HW-CBMC and EBMC Model Checkers for Verilog☆115Updated this week
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆65Updated this week
- ☆129Updated this week
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆18Feb 3, 2026Updated 7 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆36Mar 31, 2025Updated last year
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 6 months ago
- ☆33Jan 7, 2025Updated last year
- A novel Design-for-Test flow using LibreLane☆46May 9, 2026Updated 4 months ago
- Mutation Cover with Yosys (MCY)☆99Sep 9, 2026Updated last week
- Open source RTL simulation acceleration on commodity hardware☆36Apr 13, 2023Updated 3 years ago
- Open-source RTL logic simulator with CUDA acceleration☆300Sep 30, 2025Updated 11 months ago
- A standalone structural (gate-level) verilog parser☆43Updated this week
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Test suite designed to check compliance with the SystemVerilog standard.☆394Updated this week
- Equivalence checking with Yosys☆63Updated this week
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆30Aug 24, 2026Updated 3 weeks ago
- A SystemVerilog language server based on the Slang library.☆321Updated this week
- Yosys Open SYnthesis Suite☆4,759Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,937Updated this week
- Self-contained RTL to GDS flow for simple chip designs☆76Jul 7, 2026Updated 2 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆110Aug 31, 2026Updated 2 weeks ago
- ASIC implementation flow infrastructure, successor to OpenLane☆543Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- FPGA synthesis tool powered by equality saturation and program synthesis.☆14Jan 9, 2026Updated 8 months ago
- high-performance RTL simulator☆196Aug 4, 2026Updated last month
- 21st century electronic design automation tools, written in Rust.☆37Updated this week
- ☆18Jul 12, 2024Updated 2 years ago
- Yosys RTLIL dialect for MLIR☆24Jun 12, 2025Updated last year
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd. (ICS55 for short).☆276Aug 21, 2026Updated 3 weeks ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆145Aug 23, 2026Updated 3 weeks ago