SystemVerilog design elaborator into word-level netlist form
☆238Jul 20, 2026Updated this week
Alternatives and similar repositories for sv-elab
Users that are interested in sv-elab are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog compiler and language services☆1,089Updated this week
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- RTLMeter benchmark suite☆31Jul 10, 2026Updated last week
- Netlist API (and more) for EDA flow development☆149Updated this week
- LLM-Assisted Hardware Formal Verification Tool☆111Jul 13, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Tools based upon slang for language server purpose☆24Jul 2, 2026Updated 2 weeks ago
- Digital Design Equivalence Checking☆78Updated this week
- SystemVerilog to Verilog conversion☆741Mar 28, 2026Updated 3 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆260Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆466Updated this week
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated last year
- ☆119Updated this week
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆17Feb 3, 2026Updated 5 months ago
- ☆33Mar 31, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 4 months ago
- [WIP] Open-source DFT flow☆40May 9, 2026Updated 2 months ago
- ☆33Jan 7, 2025Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilog☆110Updated this week
- Mutation Cover with Yosys (MCY)☆95Jul 9, 2026Updated last week
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- Open-source RTL logic simulator with CUDA acceleration☆287Sep 30, 2025Updated 9 months ago
- A standalone structural (gate-level) verilog parser☆41Updated this week
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Test suite designed to check compliance with the SystemVerilog standard.☆379Updated this week
- Equivalence checking with Yosys☆59Updated this week
- A SystemVerilog language server based on the Slang library.☆277Updated this week
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆29Jan 6, 2026Updated 6 months ago
- Yosys Open SYnthesis Suite☆4,612Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,892Updated this week
- ASIC implementation flow infrastructure, successor to OpenLane☆480Updated this week
- Self-contained RTL to GDS flow for simple chip designs☆73Jul 7, 2026Updated 2 weeks ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆107Jul 1, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- FPGA synthesis tool powered by equality saturation and program synthesis.☆14Jan 9, 2026Updated 6 months ago
- high-performance RTL simulator☆195Updated this week
- 21st century electronic design automation tools, written in Rust.☆37Updated this week
- ☆18Jul 12, 2024Updated 2 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd. (ICS55 for short).☆244Jul 8, 2026Updated last week
- Yosys RTLIL dialect for MLIR☆23Jun 12, 2025Updated last year
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆135Jun 15, 2026Updated last month