SystemVerilog design elaborator into word-level netlist form
☆251Oct 7, 2026Updated this week
Alternatives and similar repositories for sv-elab
Users that are interested in sv-elab are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog compiler and language services☆1,156Updated this week
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- RTLMeter benchmark suite☆33Updated this week
- Netlist API (and more) for EDA flow development☆165Updated this week
- Tools based upon slang for language server purpose☆24Sep 10, 2026Updated 3 weeks ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Hardware Formal Verification Tool☆121Updated this week
- Digital Design Equivalence Checking☆110Updated this week
- SystemVerilog to Verilog conversion☆754Aug 18, 2026Updated last month
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Oct 2, 2026Updated last week
- The HW-CBMC and EBMC Model Checkers for Verilog☆116Updated this week
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆75Sep 22, 2026Updated 2 weeks ago
- ☆131Updated this week
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆18Feb 3, 2026Updated 8 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆36Mar 31, 2025Updated last year
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 6 months ago
- ☆33Jan 7, 2025Updated last year
- A novel Design-for-Test flow using LibreLane☆50May 9, 2026Updated 5 months ago
- Mutation Cover with Yosys (MCY)☆100Sep 9, 2026Updated last month
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- Open-source RTL logic simulator with CUDA acceleration☆303Sep 30, 2025Updated last year
- A standalone structural (gate-level) verilog parser☆43Sep 13, 2026Updated 3 weeks ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Test suite designed to check compliance with the SystemVerilog standard.☆398Updated this week
- Equivalence checking with Yosys☆65Sep 16, 2026Updated 3 weeks ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆31Sep 30, 2026Updated last week
- A SystemVerilog language server based on the Slang library.☆331Sep 28, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,790Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,953Sep 23, 2026Updated 2 weeks ago
- Self-contained RTL to GDS flow for simple chip designs☆76Jul 7, 2026Updated 3 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆110Aug 31, 2026Updated last month
- ASIC implementation flow infrastructure, successor to OpenLane☆576Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA synthesis tool powered by equality saturation and program synthesis.☆15Jan 9, 2026Updated 9 months ago
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago
- 21st century electronic design automation tools, written in Rust.☆37Sep 25, 2026Updated 2 weeks ago
- ☆18Jul 12, 2024Updated 2 years ago
- Yosys RTLIL dialect for MLIR☆25Jun 12, 2025Updated last year
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd. (ICS55 for short).☆293Sep 30, 2026Updated last week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆146Aug 23, 2026Updated last month