Coriolis VLSI EDA Tool (LIP6)
☆83Apr 8, 2026Updated this week
Alternatives and similar repositories for coriolis
Users that are interested in coriolis are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tutorial, examples and regression tests for Coriolis & Alliance (LIP6)☆15Jan 5, 2026Updated 3 months ago
- Alliance VLSI CAD Tools (LIP6)☆20Dec 11, 2025Updated 4 months ago
- Characterizer☆32Nov 19, 2025Updated 4 months ago
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated last year
- VLSI placement and routing tool☆16Dec 20, 2025Updated 3 months ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Copyleftist's Standard Cell Library☆102May 2, 2024Updated last year
- ☆60Jul 11, 2025Updated 9 months ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆325Oct 22, 2025Updated 5 months ago
- Open-source PDK version manager☆43Nov 25, 2025Updated 4 months ago
- Interchange formats for chip design.☆38Feb 15, 2026Updated last month
- Circuit Automatic Characterization Engine☆53Feb 7, 2025Updated last year
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆57Mar 13, 2025Updated last year
- ☆38Dec 29, 2022Updated 3 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆40Jun 10, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆74Apr 3, 2026Updated last week
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆50Mar 17, 2026Updated 3 weeks ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 2 months ago
- Reinforcement learning assisted analog layout design flow.☆34Jul 29, 2024Updated last year
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆132Apr 4, 2026Updated last week
- ☆351Jan 13, 2026Updated 2 months ago
- ☆14May 24, 2025Updated 10 months ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- An example of analogue design using open source IC design tools☆29Jul 22, 2021Updated 4 years ago
- ☆33Jan 7, 2025Updated last year
- EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)☆13Jan 7, 2024Updated 2 years ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Updated this week
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 8 months ago
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 2 years ago
- Hardware Description Library☆91Feb 17, 2026Updated last month
- ☆44Jan 26, 2020Updated 6 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆50Sep 8, 2025Updated 7 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆35Dec 25, 2025Updated 3 months ago
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆411Mar 5, 2026Updated last month
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆343Dec 2, 2025Updated 4 months ago
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- Efabless mpw7 submission☆15May 6, 2024Updated last year
- An innovative Verilog-A compiler - reloaded☆41Feb 26, 2026Updated last month