Alternatives and similar repositories for coriolis

Users that are interested in coriolis are comparing it to the libraries listed below

• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆133Updated last week
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆52Updated 9 months ago
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆120Updated 2 years ago
• mineda-support / ICPS2023_5
  ☆59Updated 7 months ago
• s-holst / GDS2WebGL
  Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.
  ☆59Updated 5 years ago
• efabless / caravel_user_project_analog
  ☆51Updated last year
• IHP-GmbH / IHP-Open-DesignLib
  Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/
  ☆64Updated 5 months ago
• bluecheetah / bag
  BAG framework
  ☆41Updated last year
• pulp-platform / cheshire-ihp130-o
  ☆58Updated 10 months ago
• pulp-platform / svase
  ☆33Updated last year
• idea-fasoc / fasoc
  ☆56Updated 2 years ago
• eskiyerli / revolution-eda
  This repository is for (pre-)release versions of the Revolution EDA.
  ☆59Updated last week
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆91Updated last week
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆57Updated 2 months ago
• chipfoundry / volare
  Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs
  ☆75Updated 2 months ago
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆52Updated last year
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated last year
• efabless / mpw_precheck
  ☆45Updated 11 months ago
• stineje / CharLib
  Open-source repository for a standard-cell library characterizer using complete open-source tools
  ☆45Updated 2 weeks ago
• efabless / sky130_sram_macros_old
  ☆38Updated 3 years ago
• siliconcompiler / scgallery
  SiliconCompiler Design Gallery
  ☆59Updated this week
• lnis-uofu / TIGFET-10nm-PDK
  An open source PDK using TIGFET 10nm devices.
  ☆56Updated 3 years ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆60Updated last year
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆196Updated this week
• tdene / synth_opt_adders
  Prefix tree adder space exploration library
  ☆56Updated 2 weeks ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆128Updated last week
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆88Updated last week
• rahulk29 / sram22
  A configurable SRAM generator
  ☆58Updated 5 months ago
• AL-255 / Project-Yatsuhashi-Chip1
  ☆38Updated 3 years ago
• chipsalliance / fpga-interchange-schema
  ☆59Updated 3 years ago