Alternatives and similar repositories for coriolis

Users that are interested in coriolis are comparing it to the libraries listed below

• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆118Updated 2 weeks ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆50Updated 5 months ago
• bluecheetah / bag
  BAG framework
  ☆41Updated last year
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆51Updated 7 months ago
• efabless / mpw_precheck
  ☆43Updated 7 months ago
• pulp-platform / svase
  ☆32Updated 8 months ago
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆84Updated last year
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆84Updated 5 months ago
• mineda-support / ICPS2023_5
  ☆55Updated 2 months ago
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆118Updated 2 years ago
• efabless / volare
  Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs
  ☆73Updated last month
• efabless / sky130_sram_macros_old
  ☆38Updated 3 years ago
• idea-fasoc / fasoc
  ☆56Updated 2 years ago
• StefanSchippers / xschem_sky130
  XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.
  ☆65Updated 3 weeks ago
• IHP-GmbH / IHP-Open-DesignLib
  Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/
  ☆59Updated last month
• eskiyerli / revolution-eda
  This repository is for (pre-)release versions of the Revolution EDA.
  ☆43Updated this week
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆102Updated 8 months ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆122Updated 3 weeks ago
• efabless / chipignite-resources
  ☆83Updated 2 years ago
• stineje / CharLib
  Open-source repository for a standard-cell library characterizer using complete open-source tools
  ☆36Updated 2 months ago
• YosysHQ / yosys-bigsim
  A collection of big designs to run post-synthesis simulations with yosys
  ☆50Updated 9 years ago
• google / bigspicy
  ☆41Updated 2 years ago
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆56Updated 5 months ago
• pulp-platform / cheshire-ihp130-o
  ☆53Updated 6 months ago
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆158Updated 3 months ago
• efabless / caravel_user_project_analog
  ☆49Updated 7 months ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆165Updated this week
• tdene / synth_opt_adders
  Prefix tree adder space exploration library
  ☆57Updated 10 months ago
• s-holst / GDS2WebGL
  Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.
  ☆57Updated 5 years ago
• christoph-weiser / mpw6
  submission repository for efabless mpw6 shuttle
  ☆30Updated last year