lip6 / coriolisLinks
Coriolis VLSI EDA Tool (LIP6)
☆73Updated last month
Alternatives and similar repositories for coriolis
Users that are interested in coriolis are comparing it to the libraries listed below
Sorting:
- Structural Netlist API (and more) for EDA post synthesis flow development☆120Updated this week
- An automatic clock gating utility☆51Updated 7 months ago
- ☆57Updated 4 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- BAG framework☆41Updated last year
- ☆56Updated 2 years ago
- SystemVerilog frontend for Yosys☆168Updated this week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆119Updated 2 years ago
- Qrouter detail router for digital ASIC designs☆57Updated this week
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆125Updated this week
- ☆58Updated 7 months ago
- ☆33Updated 10 months ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆61Updated 2 months ago
- Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.☆57Updated 5 years ago
- ☆38Updated 3 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆40Updated 3 months ago
- This repository is for (pre-)release versions of the Revolution EDA.☆50Updated this week
- ☆43Updated 8 months ago
- ☆84Updated 3 years ago
- Fabric generator and CAD tools.☆206Updated this week
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆74Updated 3 months ago
- Circuit Automatic Characterization Engine☆50Updated 9 months ago
- Raptor end-to-end FPGA Compiler and GUI☆90Updated 11 months ago
- Prefix tree adder space exploration library☆56Updated 11 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆162Updated this week
- ☆50Updated 9 months ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆49Updated 2 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- ☆119Updated 2 years ago