Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)
☆82Aug 1, 2026Updated this week
Alternatives and similar repositories for Jacquard
Users that are interested in Jacquard are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Characterizer☆39Jun 26, 2026Updated last month
- ☆37Jul 23, 2026Updated last week
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated last year
- JAX-based SPICE simulator with OpenVAF Verilog-A support☆22Jul 6, 2026Updated 3 weeks ago
- Digital Design Equivalence Checking☆89Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- HeiChips 2025 LibreLane Workshop☆16Aug 25, 2025Updated 11 months ago
- RTLMeter benchmark suite☆31Jul 21, 2026Updated last week
- Open-source RTL logic simulator with CUDA acceleration☆289Sep 30, 2025Updated 10 months ago
- SystemVerilog (IEEE 1800-2017) Simulator☆69Updated this week
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆19Apr 20, 2026Updated 3 months ago
- Custom IC Design Platform☆112Updated this week
- ☆36Updated this week
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd. (ICS55 for short).☆250Updated this week
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆18Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆107Jul 1, 2026Updated last month
- Open-source PDK version manager☆56Jul 9, 2026Updated 3 weeks ago
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆20Jul 23, 2026Updated last week
- C++ HDL (Hardware Description Language)☆48Updated this week
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆78Jul 11, 2026Updated 3 weeks ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆64Mar 13, 2025Updated last year
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 11 months ago
- Self-contained RTL to GDS flow for simple chip designs☆73Jul 7, 2026Updated 3 weeks ago
- SystemVerilog design elaborator into word-level netlist form☆243Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- Parasitic capacitance analysis of foundry metal stackups☆21Jan 12, 2026Updated 6 months ago
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 3 months ago
- photonSDI - an open source SDI core☆11May 26, 2021Updated 5 years ago
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆100Jul 19, 2026Updated 2 weeks ago
- FPGA synthesis tool powered by program synthesis☆56Dec 15, 2025Updated 7 months ago
- Netlist API (and more) for EDA flow development☆155Updated this week
- SPARX: An Open-Source, Automated, Programmatically Generated, Frequency-Scalable Six-Port Receiver in 130-nm CMOS☆28Updated this week
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Tiny Tapeout project build tools + chip integration scripts☆34Updated this week
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆31Mar 28, 2026Updated 4 months ago
- SiliconCompiler Design Gallery☆76Updated this week
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆25Feb 15, 2024Updated 2 years ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆18Updated this week
- [WIP] Open-source DFT flow☆41May 9, 2026Updated 2 months ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆28Feb 16, 2026Updated 5 months ago