Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)
☆83Aug 10, 2026Updated 2 weeks ago
Alternatives and similar repositories for Jacquard
Users that are interested in Jacquard are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Characterizer☆39Jun 26, 2026Updated last month
- ☆39Jul 23, 2026Updated last month
- SpiceBind – spice inside HDL simulator☆58Aug 14, 2026Updated last week
- JAX-based SPICE simulator with OpenVAF Verilog-A support☆25Updated this week
- Digital Design Equivalence Checking☆100Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- HeiChips 2025 LibreLane Workshop☆16Aug 25, 2025Updated 11 months ago
- RTLMeter benchmark suite☆32Jul 21, 2026Updated last month
- Open-source RTL logic simulator with CUDA acceleration☆293Sep 30, 2025Updated 10 months ago
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆72Updated this week
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆19Apr 20, 2026Updated 4 months ago
- Custom IC Design Platform☆115Updated this week
- ☆38Updated this week
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd. (ICS55 for short).☆264Updated this week
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆19Aug 12, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆107Updated this week
- Open-source PDK version manager☆59Jul 9, 2026Updated last month
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆19Updated this week
- C++ HDL (Hardware Description Language)☆48Updated this week
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆80Jul 11, 2026Updated last month
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆65Mar 13, 2025Updated last year
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated last year
- Netlist API (and more) for EDA flow development☆160Updated this week
- Self-contained RTL to GDS flow for simple chip designs☆75Jul 7, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog design elaborator into word-level netlist form☆247Aug 17, 2026Updated last week
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- Parasitic capacitance analysis of foundry metal stackups☆21Jan 12, 2026Updated 7 months ago
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 4 months ago
- photonSDI - an open source SDI core☆11May 26, 2021Updated 5 years ago
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆106Updated this week
- FPGA synthesis tool powered by program synthesis☆56Dec 15, 2025Updated 8 months ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Tiny Tapeout project build tools + chip integration scripts☆35Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆34Mar 28, 2026Updated 4 months ago
- SiliconCompiler Design Gallery☆76Updated this week
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆25Feb 15, 2024Updated 2 years ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆18Aug 14, 2026Updated last week
- A novel Design-for-Test flow using LibreLane☆45May 9, 2026Updated 3 months ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆29Feb 16, 2026Updated 6 months ago
- ASIC implementation flow infrastructure, successor to OpenLane☆519Updated this week