Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)
☆88Aug 10, 2026Updated 2 months ago
Alternatives and similar repositories for Jacquard
Users that are interested in Jacquard are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- JAX-based SPICE simulator with OpenVAF Verilog-A support☆30Updated this week
- Characterizer☆39Aug 26, 2026Updated last month
- Open-Hardware implementation of the icsprout55-pdk☆18Oct 10, 2026Updated last week
- ☆40Oct 16, 2026Updated last week
- Open-source RTL logic simulator with CUDA acceleration☆306Sep 30, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆76Sep 22, 2026Updated last month
- DeviceModelingToolkit (DMT) is a Python tool targeted at helping modeling engineers extract model parameters, run circuit and TCAD simula…☆13Updated this week
- ☆49Updated this week
- C++HDL (Hardware Description Language)☆54Updated this week
- Digital Design Equivalence Checking☆111Updated this week
- RTLMeter benchmark suite☆34Oct 14, 2026Updated last week
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆40Jul 30, 2026Updated 2 months ago
- 55nm CMOS Open Source PDK for Digital, Analog, and Mixed-Signal Circuit Design. It supports an open-source RTL2GDS workflow for education…☆310Oct 14, 2026Updated last week
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Parasitic capacitance analysis of foundry metal stackups☆21Jan 12, 2026Updated 9 months ago
- Netlist API (and more) for EDA flow development☆165Updated this week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆112Aug 31, 2026Updated last month
- Custom IC Design Platform☆124Updated this week
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆108Updated this week
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆25Sep 21, 2026Updated last month
- ☆23Sep 28, 2026Updated 3 weeks ago
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆20Oct 2, 2026Updated 3 weeks ago
- Circuit Automatic Characterization Engine☆16Sep 24, 2026Updated 3 weeks ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Yosys plugin for logic locking and supply-chain security☆25Apr 5, 2025Updated last year
- Digital logic benchmark suite☆93Sep 28, 2026Updated 3 weeks ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆103Updated this week
- Open-source PDK version manager☆68Updated this week
- SystemVerilog design elaborator into word-level netlist form☆252Updated this week
- Coriolis VLSI EDA Tool (LIP6)☆93Oct 7, 2026Updated 2 weeks ago
- Fabric generator and CAD tools graphical frontend☆19Oct 6, 2026Updated 2 weeks ago
- EMStudio☆18Oct 14, 2026Updated last week
- FPGA synthesis tool powered by program synthesis☆56Dec 15, 2025Updated 10 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆68Mar 13, 2025Updated last year
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 6 months ago
- Self-contained RTL to GDS flow for simple chip designs☆76Jul 7, 2026Updated 3 months ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆36Oct 15, 2024Updated 2 years ago
- An Open-Source Analog Mixed-Signal Chip Design Template & Tutorial for the ihp-sg13g2 Open-PDK☆61Oct 14, 2026Updated last week
- OpenLayout: an open-source custom IC design environment (KLayout, xschem, ngspice, FasterCap). ASAP7 today, support for more PDKs coming.☆19Oct 13, 2026Updated last week
- photonSDI - an open source SDI core☆11May 26, 2021Updated 5 years ago