Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)
☆84Aug 10, 2026Updated last month
Alternatives and similar repositories for Jacquard
Users that are interested in Jacquard are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Characterizer☆39Aug 26, 2026Updated 2 weeks ago
- ☆39Updated this week
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆60Updated this week
- JAX-based SPICE simulator with OpenVAF Verilog-A support☆25Sep 5, 2026Updated last week
- Digital Design Equivalence Checking☆102Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- RTLMeter benchmark suite☆32Updated this week
- Open-source RTL logic simulator with CUDA acceleration☆299Sep 30, 2025Updated 11 months ago
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆77Updated this week
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆21Apr 20, 2026Updated 4 months ago
- Custom IC Design Platform☆123Updated this week
- C++ HDL (Hardware Description Language)☆49Updated this week
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd. (ICS55 for short).☆273Aug 21, 2026Updated 3 weeks ago
- ☆40Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆26Aug 12, 2026Updated last month
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆109Aug 31, 2026Updated last week
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆19Aug 18, 2026Updated 3 weeks ago
- Open-source PDK version manager☆65Updated this week
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆82Sep 5, 2026Updated last week
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆68Mar 13, 2025Updated last year
- Fabric generator and CAD tools graphical frontend☆19Aug 5, 2025Updated last year
- Netlist API (and more) for EDA flow development☆161Updated this week
- Self-contained RTL to GDS flow for simple chip designs☆76Jul 7, 2026Updated 2 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SystemVerilog design elaborator into word-level netlist form☆249Updated this week
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- Parasitic capacitance analysis of foundry metal stackups☆21Jan 12, 2026Updated 8 months ago
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 5 months ago
- photonSDI - an open source SDI core☆11May 26, 2021Updated 5 years ago
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆117Updated this week
- FPGA synthesis tool powered by program synthesis☆56Dec 15, 2025Updated 8 months ago
- SPARX: An Open-Source, Automated, Programmatically Generated, Frequency-Scalable Six-Port Receiver in 130-nm CMOS☆34Sep 4, 2026Updated last week
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Tiny Tapeout project build tools + chip integration scripts☆35Aug 20, 2026Updated 3 weeks ago
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆37Mar 28, 2026Updated 5 months ago
- SiliconCompiler Design Gallery☆78Updated this week
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆25Feb 15, 2024Updated 2 years ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆21Aug 25, 2026Updated 2 weeks ago
- A novel Design-for-Test flow using LibreLane☆46May 9, 2026Updated 4 months ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆29Feb 16, 2026Updated 6 months ago