Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)
☆98Oct 21, 2026Updated 3 weeks ago
Alternatives and similar repositories for Jacquard
Users that are interested in Jacquard are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- JAX-based SPICE simulator with OpenVAF Verilog-A support☆32Updated this week
- nvc + xsim = encrypted IP and, quite possibly, eternal glory☆26Updated this week
- Open-source RTL logic simulator with CUDA acceleration☆307Sep 30, 2025Updated last year
- Characterizer☆40Aug 26, 2026Updated 2 months ago
- C++HDL (Hardware Description Language)☆58Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆42Oct 16, 2026Updated 3 weeks ago
- Open-Hardware implementation of the icsprout55-pdk☆19Updated this week
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆78Sep 22, 2026Updated last month
- DeviceModelingToolkit (DMT) is a Python tool targeted at helping modeling engineers extract model parameters, run circuit and TCAD simula…☆13Nov 5, 2026Updated last week
- RTLMeter benchmark suite☆34Nov 4, 2026Updated last week
- Custom Standard Cell Library for GF180MCU process node on open PDK.☆14Updated this week
- ☆55Oct 27, 2026Updated 2 weeks ago
- ☆14Sep 17, 2026Updated last month
- 55nm CMOS Open Source PDK for Digital, Analog, and Mixed-Signal Circuit Design. It supports an open-source RTL2GDS workflow for education…☆332Nov 3, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open-source EDA framework for RTL elaboration, netlist analysis, and transformation, with C++ and Python APIs☆170Updated this week
- Parasitic capacitance analysis of foundry metal stackups☆21Updated this week
- Digital Design Equivalence Checking☆120Updated this week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆112Aug 31, 2026Updated 2 months ago
- An Open-Source Analog Mixed-Signal Chip Design Template & Tutorial for the ihp-sg13g2 Open-PDK☆65Updated this week
- IHP SG13CMOS5L PDK☆20Sep 23, 2026Updated last month
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- Custom IC Design Platform☆125Updated this week
- IP forge - discover, fetch and install open PDK IP packages☆13Aug 6, 2026Updated 3 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SystemVerilog design elaborator into word-level netlist form☆255Updated this week
- An analog simulator bridge for cocotb — open-source mixed-signal co-simulation☆13Mar 19, 2026Updated 7 months ago
- Yosys plugin for logic locking and supply-chain security☆25Apr 5, 2025Updated last year
- Open Source VLSI library characterizer☆10Jul 7, 2026Updated 4 months ago
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆129Updated this week
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆26Oct 17, 2026Updated 3 weeks ago
- ☆23Updated this week
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆20Updated this week
- Self-contained RTL to GDS flow for simple chip designs☆76Jul 7, 2026Updated 4 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- wavedrom to verilog converter☆18Sep 14, 2021Updated 5 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆79Feb 12, 2026Updated 9 months ago
- SKY130A implementatoin of the Blake2s hash algorithm☆26Dec 3, 2025Updated 11 months ago
- SystemVerilog RTL Linter for YoSys☆24Nov 22, 2024Updated last year
- MX Systolic Arrays on FPGAs☆14Oct 26, 2026Updated 2 weeks ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated 2 years ago
- pcie datalink layer implementation in verilog/systemverilog☆22Sep 10, 2026Updated 2 months ago
Are these results useful?