Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)
☆87Aug 10, 2026Updated last month
Alternatives and similar repositories for Jacquard
Users that are interested in Jacquard are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Characterizer☆39Aug 26, 2026Updated last month
- ☆40Sep 10, 2026Updated 3 weeks ago
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆74Sep 22, 2026Updated last week
- JAX-based SPICE simulator with OpenVAF Verilog-A support☆28Updated this week
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- RTLMeter benchmark suite☆33Updated this week
- Digital Design Equivalence Checking☆110Updated this week
- Open-source RTL logic simulator with CUDA acceleration☆303Sep 30, 2025Updated last year
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆90Updated this week
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆25Sep 21, 2026Updated last week
- Custom IC Design Platform☆124Updated this week
- C++ HDL (Hardware Description Language)☆50Sep 24, 2026Updated last week
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd. (ICS55 for short).☆292Updated this week
- ☆46Sep 25, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆27Aug 12, 2026Updated last month
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆110Aug 31, 2026Updated last month
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆20Updated this week
- Open-source PDK version manager☆67Sep 19, 2026Updated 2 weeks ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆68Mar 13, 2025Updated last year
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆93Updated this week
- Fabric generator and CAD tools graphical frontend☆19Aug 5, 2025Updated last year
- Netlist API (and more) for EDA flow development☆164Updated this week
- Self-contained RTL to GDS flow for simple chip designs☆76Jul 7, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog design elaborator into word-level netlist form☆251Updated this week
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- Parasitic capacitance analysis of foundry metal stackups☆21Jan 12, 2026Updated 8 months ago
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 5 months ago
- photonSDI - an open source SDI core☆11May 26, 2021Updated 5 years ago
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆124Updated this week
- FPGA synthesis tool powered by program synthesis☆55Dec 15, 2025Updated 9 months ago
- SPARX: An Open-Source, Automated, Programmatically Generated, Frequency-Scalable Six-Port Receiver in 130-nm CMOS☆35Updated this week
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Tiny Tapeout project build tools + chip integration scripts☆36Sep 21, 2026Updated last week
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆38Mar 28, 2026Updated 6 months ago
- SiliconCompiler Design Gallery☆79Updated this week
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆25Feb 15, 2024Updated 2 years ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆21Aug 25, 2026Updated last month
- A novel Design-for-Test flow using LibreLane☆48May 9, 2026Updated 4 months ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆29Feb 16, 2026Updated 7 months ago