j-core / jcore-cpuLinks
J-Core J2/J32 5 stage pipeline CPU core
β54Updated 4 years ago
Alternatives and similar repositories for jcore-cpu
Users that are interested in jcore-cpu are comparing it to the libraries listed below
Sorting:
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputersβ45Updated 3 years ago
- π CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGAβ45Updated 2 months ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISAβ24Updated 2 years ago
- Verilog re-implementation of the famous CAPCOM arcade gameβ29Updated 6 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction setβ65Updated 4 months ago
- J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.β25Updated 4 years ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, β¦β49Updated 5 months ago
- 5-stage RISC-V CPU, originally developed for RISCBoyβ32Updated 2 years ago
- OpenGL 1.x implementation for FPGAsβ102Updated last week
- A very simple RISC-V ISA emulator.β38Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designsβ47Updated 8 months ago
- Compact FPGA game consoleβ165Updated last year
- 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interfaceβ73Updated 2 years ago
- A bit-serial CPUβ19Updated 6 years ago
- IBM PC Compatible SoC for a commercially available FPGA boardβ72Updated 8 years ago
- Implementation of a circular queue in hardware using verilog.β17Updated 6 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk contβ¦β33Updated 8 years ago
- Exploring gate level simulationβ58Updated 5 months ago
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).β54Updated 2 years ago
- Design digital circuits in C. Simulate really fast with a regular compiler.β173Updated 2 years ago
- Another size-optimized RISC-V CPU for your consideration.β57Updated 2 weeks ago
- MR1 formally verified RISC-V CPUβ53Updated 6 years ago
- Iron: selectively turn RISC-V binaries into hardwareβ23Updated 2 years ago
- Graphics demosβ112Updated last year
- BtSR1 and BJX2 ISA / CPU Architectureβ28Updated 3 weeks ago
- 16 bit RISC-V proof of conceptβ24Updated 2 weeks ago
- This is a higan/Verilator co-simulation example/frameworkβ51Updated 7 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOsβ38Updated 11 months ago
- Website documenting a hardware project from the 1990s.β77Updated 2 years ago
- Designing Video Game Hardware in Verilogβ27Updated 5 years ago