J-Core J2/J32 5 stage pipeline CPU core
☆63Nov 24, 2020Updated 5 years ago
Alternatives and similar repositories for jcore-cpu
Users that are interested in jcore-cpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.☆29Nov 24, 2020Updated 5 years ago
- J-core SOC for ice40 FPGA☆20Dec 8, 2019Updated 6 years ago
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆21Apr 9, 2013Updated 13 years ago
- FPGA GPU design for DE1-SoC☆72Dec 27, 2021Updated 4 years ago
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆18Sep 6, 2026Updated 2 weeks ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Baseband Receiver IP for GPS like DSSS signals☆43May 19, 2020Updated 6 years ago
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- Interface definitions for VHDL-2019.☆36May 13, 2026Updated 4 months ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- Generate symbols from HDL components/modules☆23Feb 6, 2023Updated 3 years ago
- Hardware Description Language Translator☆19Aug 7, 2026Updated last month
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆20Jul 25, 2023Updated 3 years ago
- Learn how to create your own 32-bit system from scratch.☆14Feb 15, 2022Updated 4 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆230Feb 19, 2026Updated 7 months ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- Moxie-compatible core repository☆48Aug 11, 2025Updated last year
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆78Jan 1, 2026Updated 8 months ago
- Whisk: 16-bit serial processor for TT02☆13Sep 30, 2024Updated last year
- A tiny Open POWER ISA softcore written in VHDL 2008☆725Aug 12, 2026Updated last month
- Nebulous for Dreamcast, with special thanks to Comby Laurent, Ian Micheal and LemonHaze☆10Jun 22, 2022Updated 4 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆123Jun 18, 2026Updated 3 months ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆426Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆53Sep 2, 2023Updated 3 years ago
- RISCV implementation in Verilog (RV32I spec)☆17Nov 5, 2025Updated 10 months ago
- Riegel Computer☆17Jun 30, 2023Updated 3 years ago
- VHDL related news.☆27Updated this week
- FX68K 68000 cycle accurate SystemVerilog core☆171Jun 1, 2021Updated 5 years ago
- GCC port for OpenRISC 1000☆26Mar 29, 2025Updated last year
- FreeBSD src tree☆18Oct 12, 2020Updated 5 years ago
- STM32F042-based USB to SPI device for programming iCE40 FPGAs☆17Nov 30, 2022Updated 3 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆20Aug 26, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Small Prolog☆15Dec 8, 2016Updated 9 years ago
- Audio Driver for (dreamcast) VMu☆13May 10, 2023Updated 3 years ago
- ☆33Jul 15, 2026Updated 2 months ago
- Network protocol libraries for VHDL test benches☆14Mar 9, 2026Updated 6 months ago
- Example projects for Quokka FPGA toolkit☆37Mar 4, 2026Updated 6 months ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆21Jul 28, 2025Updated last year
- An 8-Bit Open Source Games Console and Microcomputer☆13Aug 22, 2023Updated 3 years ago