j-core / jcore-cpu
J-Core J2/J32 5 stage pipeline CPU core
☆50Updated 4 years ago
Alternatives and similar repositories for jcore-cpu:
Users that are interested in jcore-cpu are comparing it to the libraries listed below
- Another size-optimized RISC-V CPU for your consideration.☆59Updated 2 weeks ago
- OpenGL 1.x implementation for FPGAs☆77Updated this week
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Updated last year
- Verilog re-implementation of the famous CAPCOM arcade game☆28Updated 6 years ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated 3 weeks ago
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆42Updated 2 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆14Updated last year
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 4 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆60Updated 3 months ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆46Updated 10 months ago
- 🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA☆44Updated 2 months ago
- 16 bit RISC-V proof of concept☆22Updated 6 months ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆36Updated 3 years ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.☆22Updated 4 years ago
- MR1 formally verified RISC-V CPU☆54Updated 6 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆34Updated 4 months ago
- A bit-serial CPU☆18Updated 5 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆53Updated this week
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Updated 2 years ago
- ☆11Updated 2 weeks ago
- Homebrew game for homebrew FPGA game console☆50Updated 4 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆27Updated 3 months ago
- ☆15Updated last year
- Open-source HDMI/DVI transmitter for the Gowin GW1NSR-powered Tang Nano 4K☆24Updated 2 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆68Updated 2 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆31Updated 8 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated last year