j-core / jcore-cpuLinks
J-Core J2/J32 5 stage pipeline CPU core
☆53Updated 4 years ago
Alternatives and similar repositories for jcore-cpu
Users that are interested in jcore-cpu are comparing it to the libraries listed below
Sorting:
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆61Updated 2 months ago
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆45Updated 3 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆32Updated 2 years ago
- OpenGL 1.x implementation for FPGAs☆95Updated this week
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Updated last year
- Verilog re-implementation of the famous CAPCOM arcade game☆29Updated 6 years ago
- A very simple RISC-V ISA emulator.☆38Updated 4 years ago
- 🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA☆45Updated 7 months ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆32Updated 8 years ago
- J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.☆24Updated 4 years ago
- 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface☆73Updated 2 years ago
- ☆13Updated 2 weeks ago
- 16 bit RISC-V proof of concept☆24Updated 11 months ago
- A bit-serial CPU☆19Updated 5 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- Exploring gate level simulation☆58Updated 3 months ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆174Updated 2 years ago
- Compact FPGA game console☆166Updated last year
- Website documenting a hardware project from the 1990s.☆76Updated 2 years ago
- IBM PC Compatible SoC for a commercially available FPGA board☆71Updated 8 years ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 6 months ago
- This is a higan/Verilator co-simulation example/framework☆50Updated 7 years ago
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆53Updated 2 years ago
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆16Updated 2 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆38Updated 9 months ago
- Mostly AVR compatible FPGA soft-core☆28Updated 3 years ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆49Updated 3 months ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆66Updated this week
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆55Updated last year