j-core / jcore-cpuLinks
J-Core J2/J32 5 stage pipeline CPU core
☆56Updated 5 years ago
Alternatives and similar repositories for jcore-cpu
Users that are interested in jcore-cpu are comparing it to the libraries listed below
Sorting:
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆47Updated 3 years ago
- Verilog re-implementation of the famous CAPCOM arcade game☆29Updated 6 years ago
- 🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA☆46Updated 3 months ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆34Updated 9 years ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆48Updated 2 weeks ago
- J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.☆26Updated 5 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 6 months ago
- OpenGL 1.x implementation for FPGAs☆108Updated last week
- 5-stage RISC-V CPU, originally developed for RISCBoy☆35Updated 2 years ago
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆54Updated 2 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- A bit-serial CPU☆19Updated 6 years ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆51Updated 7 months ago
- Website documenting a hardware project from the 1990s.☆77Updated 2 years ago
- Exploring gate level simulation☆59Updated 7 months ago
- Compact FPGA game console☆165Updated 2 years ago
- A very simple RISC-V ISA emulator.☆38Updated 5 years ago
- IBM PC Compatible SoC for a commercially available FPGA board☆72Updated 9 years ago
- Homebrew game for homebrew FPGA game console☆50Updated 5 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 years ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆39Updated 4 years ago
- ☆75Updated 5 months ago
- 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface☆75Updated 2 years ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Updated 3 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆38Updated last year
- A simple 6502 system built on a Lattice Ultra Plus 5k FPGA☆14Updated 6 years ago
- Mostly AVR compatible FPGA soft-core☆28Updated 4 years ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆177Updated last month
- MR1 formally verified RISC-V CPU☆54Updated 7 years ago