J-Core J2/J32 5 stage pipeline CPU core
☆63Nov 24, 2020Updated 5 years ago
Alternatives and similar repositories for jcore-cpu
Users that are interested in jcore-cpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.☆29Nov 24, 2020Updated 5 years ago
- J-core SOC for ice40 FPGA☆20Dec 8, 2019Updated 6 years ago
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆21Apr 9, 2013Updated 13 years ago
- FPGA GPU design for DE1-SoC☆72Dec 27, 2021Updated 4 years ago
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆18Jun 20, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Baseband Receiver IP for GPS like DSSS signals☆43May 19, 2020Updated 6 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- A pipelined RISC-V processor☆65Dec 1, 2023Updated 2 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆53Updated this week
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆121Jun 18, 2026Updated last month
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Hardware Description Language Translator☆19Jun 9, 2026Updated last month
- Learn how to create your own 32-bit system from scratch.☆14Feb 15, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆228Feb 19, 2026Updated 5 months ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- Moxie-compatible core repository☆47Aug 11, 2025Updated 11 months ago
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆77Jan 1, 2026Updated 6 months ago
- Whisk: 16-bit serial processor for TT02☆13Sep 30, 2024Updated last year
- A tiny Open POWER ISA softcore written in VHDL 2008☆721Jun 3, 2026Updated last month
- Nebulous for Dreamcast, with special thanks to Comby Laurent, Ian Micheal and LemonHaze☆10Jun 22, 2022Updated 4 years ago
- Artwork for Haiku☆16Feb 16, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆53Sep 2, 2023Updated 2 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆425Jul 10, 2026Updated last week
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 8 months ago
- Riegel Computer☆17Jun 30, 2023Updated 3 years ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 4 years ago
- FX68K 68000 cycle accurate SystemVerilog core☆166Jun 1, 2021Updated 5 years ago
- Basic OpenAL implementation for the Dreamcast☆12May 23, 2025Updated last year
- Wishbone SATA Controller☆28Jul 9, 2026Updated last week
- GCC port for OpenRISC 1000☆26Mar 29, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FreeBSD src tree☆18Oct 12, 2020Updated 5 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- Network protocol libraries for VHDL test benches☆13Mar 9, 2026Updated 4 months ago
- STM32F042-based USB to SPI device for programming iCE40 FPGAs☆18Nov 30, 2022Updated 3 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆20Nov 23, 2023Updated 2 years ago
- Small Prolog☆15Dec 8, 2016Updated 9 years ago
- Audio Driver for (dreamcast) VMu☆13May 10, 2023Updated 3 years ago