J-Core J2/J32 5 stage pipeline CPU core
☆61Nov 24, 2020Updated 5 years ago
Alternatives and similar repositories for jcore-cpu
Users that are interested in jcore-cpu are comparing it to the libraries listed below
Sorting:
- J-core SOC for ice40 FPGA☆20Dec 8, 2019Updated 6 years ago
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆20Apr 9, 2013Updated 12 years ago
- FPGA GPU design for DE1-SoC☆73Dec 27, 2021Updated 4 years ago
- Baseband Receiver IP for GPS like DSSS signals☆40May 19, 2020Updated 5 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- A pipelined RISC-V processor☆63Dec 1, 2023Updated 2 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Updated this week
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 4 months ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆111Feb 3, 2026Updated last month
- Learn how to create your own 32-bit system from scratch.☆14Feb 15, 2022Updated 4 years ago
- Snake 🐍 on the Dreamcast Memory Card (VMS) peripheral device☆16Mar 5, 2026Updated 2 weeks ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆225Feb 19, 2026Updated last month
- Interface definitions for VHDL-2019.☆34Mar 1, 2026Updated 2 weeks ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Hardware Description Language Translator☆18Feb 28, 2026Updated 3 weeks ago
- Moxie-compatible core repository☆47Aug 11, 2025Updated 7 months ago
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆74Jan 1, 2026Updated 2 months ago
- Whisk: 16-bit serial processor for TT02☆13Sep 30, 2024Updated last year
- A tiny Open POWER ISA softcore written in VHDL 2008☆712Mar 12, 2026Updated last week
- ☆16Sep 14, 2023Updated 2 years ago
- Artwork for Haiku☆16Feb 16, 2025Updated last year
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆417Feb 20, 2026Updated last month
- Nebulous for Dreamcast, with special thanks to Comby Laurent, Ian Micheal and LemonHaze☆10Jun 22, 2022Updated 3 years ago
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆53Sep 2, 2023Updated 2 years ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 4 months ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- Basic OpenAL implementation for the Dreamcast☆12May 23, 2025Updated 9 months ago
- Riegel Computer☆17Jun 30, 2023Updated 2 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆18Nov 23, 2023Updated 2 years ago
- VHDL related news.☆27Updated this week
- Network protocol libraries for VHDL test benches☆13Mar 9, 2026Updated last week
- FX68K 68000 cycle accurate SystemVerilog core☆160Jun 1, 2021Updated 4 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- FreeBSD src tree☆18Oct 12, 2020Updated 5 years ago
- ☆33Apr 30, 2023Updated 2 years ago
- Audio Driver for (dreamcast) VMu☆12May 10, 2023Updated 2 years ago