rejunity / tt05-psg-sn76489Links
TinyTapeout submission with the SN76489 Digital Complex Sound Generator (DCSG) programmable sound generator (PSG) chip from Texas Instruments.
☆56Updated 9 months ago
Alternatives and similar repositories for tt05-psg-sn76489
Users that are interested in tt05-psg-sn76489 are comparing it to the libraries listed below
Sorting:
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆105Updated 2 weeks ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆87Updated 2 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆48Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- A pipelined RISC-V processor☆57Updated last year
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆54Updated last month
- Design digital circuits in C. Simulate really fast with a regular compiler.☆174Updated 2 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆107Updated last year
- Demo SoC for SiliconCompiler.☆60Updated last week
- CoreScore☆162Updated 2 weeks ago
- ☆70Updated last year
- FPGA GPU design for DE1-SoC☆74Updated 3 years ago
- Graphics demos☆110Updated last year
- Reusable Verilog 2005 components for FPGA designs☆46Updated 6 months ago
- ☆60Updated 4 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆175Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆92Updated 5 years ago
- A Full Hardware Real-Time Ray-Tracer☆108Updated 2 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆53Updated 3 months ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆30Updated 8 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆117Updated last year
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Demo projects for various Kintex FPGA boards☆61Updated 3 months ago
- Collection of projects for various FPGA development boards☆45Updated last year
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Virtual Development Board☆60Updated 3 years ago
- tools used by project repos to test configuration, generate OpenLane run summaries and documentation☆24Updated last week
- SAR ADC on tiny tapeout☆42Updated 7 months ago
- A FPGA core for a simple SDRAM controller.☆120Updated 3 years ago