rejunity / tt05-psg-sn76489Links
TinyTapeout submission with the SN76489 Digital Complex Sound Generator (DCSG) programmable sound generator (PSG) chip from Texas Instruments.
☆58Updated last month
Alternatives and similar repositories for tt05-psg-sn76489
Users that are interested in tt05-psg-sn76489 are comparing it to the libraries listed below
Sorting:
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆109Updated 3 weeks ago
- Graphics demos☆112Updated last year
- ☆60Updated 4 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆75Updated last week
- FPGA GPU design for DE1-SoC☆73Updated 4 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆55Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 6 months ago
- A pipelined RISC-V processor☆63Updated 2 years ago
- Demo SoC for SiliconCompiler.☆62Updated 2 weeks ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆82Updated 5 years ago
- ☆71Updated last year
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- A Risc-V SoC for Tiny Tapeout☆43Updated last month
- Tiny Tapeout project build tools + chip integration scripts☆28Updated 3 weeks ago
- Flip flop setup, hold & metastability explorer tool☆51Updated 3 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆77Updated 3 weeks ago
- USB virtual model in C++ for Verilog☆32Updated last year
- Reusable Verilog 2005 components for FPGA designs☆49Updated 3 weeks ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆38Updated last week
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- ☆38Updated last year
- ☆37Updated last year
- Exploring gate level simulation☆59Updated 8 months ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- ☆20Updated 5 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- SAR ADC on tiny tapeout☆44Updated 11 months ago