rejunity / tt05-psg-sn76489Links
TinyTapeout submission with the SN76489 Digital Complex Sound Generator (DCSG) programmable sound generator (PSG) chip from Texas Instruments.
☆58Updated 2 months ago
Alternatives and similar repositories for tt05-psg-sn76489
Users that are interested in tt05-psg-sn76489 are comparing it to the libraries listed below
Sorting:
- A pipelined RISC-V processor☆63Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆110Updated last week
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 7 months ago
- FPGA GPU design for DE1-SoC☆73Updated 4 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆77Updated this week
- ☆72Updated last year
- Graphics demos☆111Updated last year
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆56Updated 2 years ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆177Updated 2 weeks ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆79Updated this week
- 5-stage RISC-V CPU, originally developed for RISCBoy☆35Updated 2 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆82Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated last month
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Updated last year
- Virtual Development Board☆64Updated 4 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆105Updated 5 months ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆61Updated 5 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71Updated 3 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆112Updated last year
- CoreScore☆171Updated 2 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- Exploring gate level simulation☆58Updated 9 months ago
- Demo SoC for SiliconCompiler.☆62Updated this week
- ☆39Updated 2 years ago
- Doom classic port to lightweight RISC‑V☆107Updated 3 years ago
- A Risc-V SoC for Tiny Tapeout☆46Updated last month
- Flip flop setup, hold & metastability explorer tool☆52Updated 3 years ago