BrunoLevy / TordBoyauLinks
A pipelined RISC-V processor
☆61Updated last year
Alternatives and similar repositories for TordBoyau
Users that are interested in TordBoyau are comparing it to the libraries listed below
Sorting:
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆106Updated 3 weeks ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆50Updated last year
- Raptor end-to-end FPGA Compiler and GUI☆85Updated 9 months ago
- Naive Educational RISC V processor☆88Updated 2 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆95Updated this week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆57Updated 3 weeks ago
- Demo SoC for SiliconCompiler.☆61Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 2 months ago
- FPGA GPU design for DE1-SoC☆74Updated 3 years ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- ☆70Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated 2 years ago
- CoreScore☆163Updated last month
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆27Updated 3 weeks ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆90Updated 3 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated last week
- Universal Memory Interface (UMI)☆153Updated this week
- Linux capable RISC-V SoC designed to be readable and useful.☆152Updated 4 months ago
- RISC-V Nox core☆68Updated 2 months ago
- ☆108Updated last month
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆90Updated 5 years ago
- Example LED blinking project for your FPGA dev board of choice☆185Updated 3 weeks ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 4 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- ☆61Updated 4 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆109Updated last year