BrunoLevy / TordBoyauLinks
A pipelined RISC-V processor
☆57Updated last year
Alternatives and similar repositories for TordBoyau
Users that are interested in TordBoyau are comparing it to the libraries listed below
Sorting:
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆98Updated last week
- Demo SoC for SiliconCompiler.☆60Updated 2 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆49Updated last month
- Naive Educational RISC V processor☆85Updated 2 weeks ago
- ☆70Updated 11 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆47Updated last year
- Dual-issue RV64IM processor for fun & learning☆63Updated 2 years ago
- Universal Memory Interface (UMI)☆148Updated this week
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆115Updated last year
- ☆59Updated 3 years ago
- CoreScore☆159Updated 6 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆88Updated last month
- FPGA GPU design for DE1-SoC☆73Updated 3 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- System on Chip toolkit for Amaranth HDL☆92Updated 9 months ago
- ☆33Updated 2 years ago
- Raptor end-to-end FPGA Compiler and GUI☆82Updated 7 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆93Updated this week
- PicoRV☆44Updated 5 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆117Updated 3 weeks ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- SoftCPU/SoC engine-V☆54Updated 4 months ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆30Updated 4 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆66Updated this week
- SAR ADC on tiny tapeout☆42Updated 6 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Xilinx Unisim Library in Verilog☆81Updated 5 years ago
- RISC-V Nox core☆66Updated last week