BrunoLevy / TordBoyauLinks
A pipelined RISC-V processor
☆62Updated last year
Alternatives and similar repositories for TordBoyau
Users that are interested in TordBoyau are comparing it to the libraries listed below
Sorting:
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆61Updated last month
- Naive Educational RISC V processor☆89Updated last week
- Demo SoC for SiliconCompiler.☆61Updated 2 weeks ago
- RISC-V Nox core☆68Updated 3 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆52Updated last year
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆99Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- Universal Memory Interface (UMI)☆153Updated this week
- FPGA GPU design for DE1-SoC☆73Updated 3 years ago
- ☆60Updated 4 years ago
- ☆70Updated last year
- ☆38Updated 11 months ago
- Raptor end-to-end FPGA Compiler and GUI☆86Updated 10 months ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆102Updated 4 years ago
- CoreScore☆164Updated 2 months ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆83Updated last week
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- ☆57Updated 6 months ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆77Updated last week
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Example LED blinking project for your FPGA dev board of choice☆185Updated last week
- Another tiny RISC-V implementation☆59Updated 4 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- System on Chip toolkit for Amaranth HDL☆95Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆90Updated 4 months ago
- ☆108Updated 2 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago