BrunoLevy / TordBoyauView external linksLinks
A pipelined RISC-V processor
☆63Dec 1, 2023Updated 2 years ago
Alternatives and similar repositories for TordBoyau
Users that are interested in TordBoyau are comparing it to the libraries listed below
Sorting:
- Generate animated vector graphics for old-school 90's demos, like ST_NICCC☆18Jan 2, 2024Updated 2 years ago
- ☆33Jan 7, 2025Updated last year
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆111Feb 3, 2026Updated last week
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Jul 10, 2024Updated last year
- ☆15May 17, 2025Updated 8 months ago
- Tiny programs from various sources, for testing softcores☆139Aug 14, 2025Updated 6 months ago
- FLIX-V: FPGA, Linux and RISC-V☆42Nov 5, 2023Updated 2 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆112Jul 20, 2024Updated last year
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆16Apr 6, 2020Updated 5 years ago
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆73Jan 1, 2026Updated last month
- ☆16Feb 5, 2021Updated 5 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆224Apr 21, 2024Updated last year
- FPGA GPU design for DE1-SoC☆73Dec 27, 2021Updated 4 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆57Feb 10, 2026Updated last week
- Kuchen Computer☆23Jun 26, 2024Updated last year
- J-Core J2/J32 5 stage pipeline CPU core☆61Nov 24, 2020Updated 5 years ago
- A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw☆123Sep 26, 2022Updated 3 years ago
- RISC-V XV6/Linux SoC, marchID: 0x2b☆1,064Feb 7, 2026Updated last week
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 6 years ago
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆12Jan 7, 2023Updated 3 years ago
- Simple Path Tracer on an FPGA☆34Aug 29, 2021Updated 4 years ago
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- Functionality for modifying Julia package registry files☆12Dec 8, 2025Updated 2 months ago
- ☆11Mar 26, 2023Updated 2 years ago
- Demo SoC☆10Oct 17, 2023Updated 2 years ago
- Finite Element tools in Julia: Meshing of medical images☆11Apr 18, 2025Updated 9 months ago
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Oct 26, 2021Updated 4 years ago
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆155Mar 22, 2025Updated 10 months ago
- Doom classic port to lightweight RISC‑V☆107Jul 25, 2022Updated 3 years ago
- ☆33Feb 5, 2026Updated last week
- A modern schematic entry and simulation program☆84Updated this week
- Linux capable RISC-V SoC designed to be readable and useful.☆158Dec 19, 2025Updated last month
- ☆14May 3, 2025Updated 9 months ago
- TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler☆54Feb 11, 2024Updated 2 years ago
- Zucker SOC☆15Jun 11, 2025Updated 8 months ago
- AD9363 + XC6SLX9 board☆12Apr 23, 2019Updated 6 years ago
- System-on-a-Chip for FPGA, with xr16 RISC core and LCC port☆12Jul 23, 2017Updated 8 years ago