A pipelined RISC-V processor
☆65Dec 1, 2023Updated 2 years ago
Alternatives and similar repositories for TordBoyau
Users that are interested in TordBoyau are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generate animated vector graphics for old-school 90's demos, like ST_NICCC☆18Jan 2, 2024Updated 2 years ago
- ☆33Jan 7, 2025Updated last year
- ☆15May 17, 2025Updated last year
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- Tiny programs from various sources, for testing softcores☆143Aug 14, 2025Updated 10 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆227Feb 19, 2026Updated 4 months ago
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆77Jan 1, 2026Updated 6 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆120Jun 18, 2026Updated 2 weeks ago
- J-Core J2/J32 5 stage pipeline CPU core☆62Nov 24, 2020Updated 5 years ago
- FLIX-V: FPGA, Linux and RISC-V☆42Nov 5, 2023Updated 2 years ago
- Demo SoC☆10Oct 17, 2023Updated 2 years ago
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆16Apr 6, 2020Updated 6 years ago
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- FPGA GPU design for DE1-SoC☆72Dec 27, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆15Dec 1, 2022Updated 3 years ago
- RISC-V XV6/Linux SoC, marchID: 0x2b, 0x34☆1,095May 29, 2026Updated last month
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆30Jul 10, 2024Updated last year
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆19Feb 20, 2019Updated 7 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆116Jul 20, 2024Updated last year
- Doom classic port to lightweight RISC‑V☆108Jul 25, 2022Updated 3 years ago
- ☆26Jan 12, 2024Updated 2 years ago
- A modern schematic entry and simulation program☆94Updated this week
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 8 months ago
- Linux capable RISC-V SoC designed to be readable and useful.☆162Dec 19, 2025Updated 6 months ago
- Kuchen Computer☆23Jun 26, 2024Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆112Mar 23, 2026Updated 3 months ago
- A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw☆124Sep 26, 2022Updated 3 years ago
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 3 years ago
- ☆61Aug 30, 2021Updated 4 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆123Jun 29, 2026Updated last week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆191Mar 10, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Functionality for modifying Julia package registry files☆11Apr 10, 2026Updated 2 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Apr 15, 2024Updated 2 years ago
- BaseBoard design for QMTech Kintex 7 FPGA☆24Aug 24, 2022Updated 3 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 6 years ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,571Nov 18, 2025Updated 7 months ago
- Artix7 SOM☆21Sep 9, 2024Updated last year
- Hot Reconfiguration Technology demo☆42Aug 23, 2022Updated 3 years ago