Iron: selectively turn RISC-V binaries into hardware
☆23Jun 8, 2023Updated 2 years ago
Alternatives and similar repositories for Iron
Users that are interested in Iron are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆19Feb 12, 2026Updated last month
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆29Nov 28, 2025Updated 3 months ago
- Handle Fast Signal Traces (fst) in Python☆14Jun 11, 2025Updated 9 months ago
- Simple extension boards for Olimex GateMate FPGA Board☆20Jun 30, 2025Updated 8 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆112Feb 3, 2026Updated last month
- Projects and assets from Wireframe #18☆10Jul 18, 2019Updated 6 years ago
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 3 years ago
- ☆30Oct 8, 2020Updated 5 years ago
- Typst template mimicking acmart latex class☆28Jan 2, 2026Updated 2 months ago
- TI-99/4A FPGA implementation for the Icestorm toolchain☆21Nov 29, 2025Updated 3 months ago
- TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler☆54Feb 11, 2024Updated 2 years ago
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆58Oct 27, 2024Updated last year
- A command-line tool for displaying vcd waveforms.☆68Feb 19, 2024Updated 2 years ago
- A library for programming iCE40 FPGA from Lattice Semi☆13Mar 22, 2024Updated 2 years ago
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆13Mar 28, 2020Updated 5 years ago
- Block diagrams in ASCII☆18Oct 17, 2025Updated 5 months ago
- Graphics demos☆111Mar 22, 2024Updated 2 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆39Feb 18, 2024Updated 2 years ago
- ☆19Dec 11, 2025Updated 3 months ago
- C compiler written in Ruby☆29Mar 2, 2020Updated 6 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- Are We There Yet? Small Project Tracking Desktop App for Windows and Mac. Built with Glimmer (Ruby Desktop Development GUI Library)☆14Jan 20, 2023Updated 3 years ago
- A dual-socket USB host PMOD module.☆14Mar 20, 2025Updated last year
- Whisk: 16-bit serial processor for TT02☆13Sep 30, 2024Updated last year
- Tiny programs from various sources, for testing softcores☆139Aug 14, 2025Updated 7 months ago
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- Doom classic port to lightweight RISC‑V☆106Jul 25, 2022Updated 3 years ago
- GirFFI-based bindings for Gtk+. Supports both Gtk+ 2 and Gtk+ 3☆19Feb 28, 2026Updated 3 weeks ago
- Register access layer in Rust for all STM32 microcontrollers☆34Jul 10, 2022Updated 3 years ago
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 11 months ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 4 months ago
- Final resting place for an archive of the historic artifact "OPEN LOOK and XView CD-ROM"☆47Mar 11, 2021Updated 5 years ago
- ☆29Nov 10, 2025Updated 4 months ago
- Quartz - A Crystal Modeling & Simulation framework☆16May 22, 2021Updated 4 years ago
- A demonstration of STM in Ruby using the Lee benchmark☆11Oct 30, 2020Updated 5 years ago
- run 68000 elf, Motorola hex, and CP/M 68K binaries on Windows, macOS, and Linux☆20Updated this week
- Gemini für den Atari ST☆18Apr 15, 2025Updated 11 months ago