RCSL-HKUST / heterosimLinks
HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design space exploration is enabled by a wide range of system configurations. A complete simulation flow with compiler support is provided so that a full system simulation can be performed with various performance me…
☆21Updated 9 years ago
Alternatives and similar repositories for heterosim
Users that are interested in heterosim are comparing it to the libraries listed below
Sorting:
- An LLVM based mini-C to Verilog High-level Synthesis tool☆37Updated 6 months ago
- RTLCheck☆22Updated 6 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 5 months ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated last week
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 3 weeks ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- RISC-V GPGPU☆34Updated 5 years ago
- A parallel and distributed simulator for thousand-core chips☆25Updated 7 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆42Updated 3 months ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- ☆29Updated 7 years ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆28Updated 12 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆41Updated 2 months ago
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- ☆15Updated 4 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- ☆19Updated last year
- Synthesiser for Asynchronous Verilog Language☆20Updated 10 years ago
- ☆24Updated 4 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- SmartNIC☆14Updated 6 years ago
- Convert C files into Verilog☆19Updated 6 years ago
- ☆20Updated 4 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago