RCSL-HKUST / heterosim

HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design space exploration is enabled by a wide range of system configurations. A complete simulation flow with compiler support is provided so that a full system simulation can be performed with various performance me…
21Updated 8 years ago

Related projects

Alternatives and complementary repositories for heterosim