RCSL-HKUST / heterosimLinks
HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design space exploration is enabled by a wide range of system configurations. A complete simulation flow with compiler support is provided so that a full system simulation can be performed with various performance me…
☆21Updated 9 years ago
Alternatives and similar repositories for heterosim
Users that are interested in heterosim are comparing it to the libraries listed below
Sorting:
- An LLVM based mini-C to Verilog High-level Synthesis tool☆39Updated 10 months ago
- The PE for the second generation CGRA (garnet).☆18Updated 9 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 4 months ago
- Memory consistency model checking and test generation library.☆16Updated 9 years ago
- RISC-V GPGPU☆36Updated 5 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆48Updated 6 months ago
- RTLCheck☆24Updated 7 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- ☆29Updated 8 years ago
- A Verilog Synthesis Regression Test☆37Updated last week
- A coverage library for Chisel designs☆11Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated 2 weeks ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 4 years ago
- ☆15Updated 4 years ago
- A parallel and distributed simulator for thousand-core chips☆27Updated 7 years ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆28Updated 12 years ago
- Synthesiser for Asynchronous Verilog Language☆20Updated 11 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆29Updated 2 years ago
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago
- Convert C files into Verilog☆20Updated 7 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆38Updated 4 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆44Updated 7 months ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Wrappers for open source FPU hardware implementations.☆37Updated 2 months ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated last year
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 4 years ago
- A OpenCL-based FPGA benchmark suite for HPC☆37Updated 2 weeks ago
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago