RCSL-HKUST / heterosim
HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design space exploration is enabled by a wide range of system configurations. A complete simulation flow with compiler support is provided so that a full system simulation can be performed with various performance me…
☆21Updated 8 years ago
Alternatives and similar repositories for heterosim:
Users that are interested in heterosim are comparing it to the libraries listed below
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- The PE for the second generation CGRA (garnet).☆17Updated last week
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated 2 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- The RTL source for AnyCore RISC-V☆31Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- An FPGA-based NetTLP adapter☆24Updated 5 years ago
- RTLCheck☆20Updated 6 years ago
- Wrappers for open source FPU hardware implementations.☆30Updated 11 months ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆28Updated last year
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12Updated 5 years ago
- RISC-V GPGPU☆34Updated 5 years ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆35Updated 3 weeks ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆40Updated last week
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 7 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆39Updated last week
- Benchmarks for Yosys development☆23Updated 5 years ago
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆35Updated last year
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- A DMA Controller for RISCV CPUs☆14Updated 9 years ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆35Updated 3 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago