RCSL-HKUST / heterosim
HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design space exploration is enabled by a wide range of system configurations. A complete simulation flow with compiler support is provided so that a full system simulation can be performed with various performance me…
☆21Updated 8 years ago
Related projects ⓘ
Alternatives and complementary repositories for heterosim
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆19Updated this week
- Benchmarks for Yosys development☆22Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated last year
- Wrappers for open source FPU hardware implementations.☆31Updated 7 months ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆26Updated 5 years ago
- The PE for the second generation CGRA (garnet).☆16Updated 2 months ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated last year
- Memory consistency model checking and test generation library.☆13Updated 8 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆36Updated this week
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆35Updated 3 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆15Updated 3 years ago
- A DMA Controller for RISCV CPUs☆14Updated 9 years ago
- RISC-V GPGPU☆34Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A parallel and distributed simulator for thousand-core chips☆22Updated 6 years ago
- The RTL source for AnyCore RISC-V☆30Updated 2 years ago
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 2 months ago
- A OpenCL-based FPGA benchmark suite for HPC☆32Updated 2 weeks ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆37Updated 5 months ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆31Updated 4 months ago
- FPGA acceleration of arbitrary precision floating point computations.☆37Updated 2 years ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆35Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- A Verilog Synthesis Regression Test☆34Updated 8 months ago
- ☆10Updated last year
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆13Updated 2 years ago
- Papers, Posters, Presentations, Documentation...☆18Updated 10 months ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Updated 8 years ago