RCSL-HKUST / heterosim
HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design space exploration is enabled by a wide range of system configurations. A complete simulation flow with compiler support is provided so that a full system simulation can be performed with various performance me…
☆20Updated 8 years ago
Related projects ⓘ
Alternatives and complementary repositories for heterosim
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated last month
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆17Updated 4 months ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆35Updated last year
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 2 months ago
- A parallel and distributed simulator for thousand-core chips☆22Updated 6 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- Polyhedral High-Level Synthesis in MLIR☆29Updated last year
- ☆18Updated 3 years ago
- Workload ISA-Independent Characterization of Applications☆11Updated 7 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆18Updated this week
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆26Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆33Updated last year
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆15Updated 3 years ago
- ⛔ DEPRECATED ⛔ HERO Software Development Kit☆20Updated 2 years ago
- Benchmarks for High-Level Synthesis☆10Updated last year
- Memory consistency model checking and test generation library.☆13Updated 8 years ago
- ☆15Updated 3 years ago
- ☆18Updated 4 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆36Updated last month
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 3 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆57Updated 2 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆29Updated 5 months ago
- ☆26Updated 7 years ago
- A OpenCL-based FPGA benchmark suite for HPC☆33Updated last week
- A Hardware Pipeline Description Language☆39Updated last year
- HeteroCL-MLIR dialect for accelerator design☆40Updated last month
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆37Updated 4 months ago