RCSL-HKUST / heterosimLinks
HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design space exploration is enabled by a wide range of system configurations. A complete simulation flow with compiler support is provided so that a full system simulation can be performed with various performance me…
☆21Updated 9 years ago
Alternatives and similar repositories for heterosim
Users that are interested in heterosim are comparing it to the libraries listed below
Sorting:
- An LLVM based mini-C to Verilog High-level Synthesis tool☆37Updated 5 months ago
- RTLCheck☆22Updated 6 years ago
- RISC-V GPGPU☆34Updated 5 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- Synthesiser for Asynchronous Verilog Language☆20Updated 10 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 4 months ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated 3 months ago
- ☆28Updated 7 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- C++17 implementation of an AST for Verilog code generation☆24Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆45Updated 2 weeks ago
- ☆15Updated 4 years ago
- Wrappers for open source FPU hardware implementations.☆33Updated last year
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆40Updated last month
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Updated 2 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆22Updated 4 years ago
- A parallel and distributed simulator for thousand-core chips☆25Updated 7 years ago