RCSL-HKUST / heterosimView external linksLinks
HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design space exploration is enabled by a wide range of system configurations. A complete simulation flow with compiler support is provided so that a full system simulation can be performed with various performance me…
☆21Jul 11, 2016Updated 9 years ago
Alternatives and similar repositories for heterosim
Users that are interested in heterosim are comparing it to the libraries listed below
Sorting:
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- Experiments for iCEstick evaluation board with iCE40HX-1k FPGA - using open source toolchain☆13Nov 24, 2015Updated 10 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated 11 months ago
- Analyzer and simulator of logic circuit☆15May 8, 2017Updated 8 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆14Sep 15, 2022Updated 3 years ago
- Gene Neural Network (GNN)☆11Oct 5, 2019Updated 6 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- nMigen support for Xilinx Zynq devices☆15Nov 5, 2022Updated 3 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 5 years ago
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆17Apr 6, 2022Updated 3 years ago
- Allows you to edit your apk file☆30Mar 28, 2012Updated 13 years ago
- C++ HDL (Hardware Description Language)☆45Updated this week
- Using e-graphs for logic synthesis (ICCAD'25)☆32Updated this week
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 5 years ago
- Memory consistency model checking and test generation library.☆16Oct 14, 2016Updated 9 years ago
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- Build LLVM Toolchain targeting a custom sysroot - Clang, LLD, Binutils (gold), compiler-rt, libc++, libcxxabi, libunwind☆14May 21, 2020Updated 5 years ago
- A bit-serial CPU☆19Sep 29, 2019Updated 6 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Apr 17, 2016Updated 9 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys☆21May 20, 2020Updated 5 years ago
- ☆20Jun 23, 2024Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Sep 3, 2021Updated 4 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 7 years ago
- A Python-like programming language for testing and experimenting with concurrent programs.☆32Oct 3, 2025Updated 4 months ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- Analog Circuit Simulator☆26Sep 6, 2024Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆111Feb 3, 2026Updated last week
- Code you need to get Echoprint working on Android☆35Jan 25, 2012Updated 14 years ago
- A enumerator for MLIR, relying on the information given by IRDL.☆23Updated this week
- A Verilog parser for Haskell.☆36Jul 6, 2021Updated 4 years ago
- a simple C-to-Verilog compiler☆51Apr 16, 2017Updated 8 years ago
- ☆29Mar 1, 2025Updated 11 months ago
- A circuit toolkit☆107Feb 23, 2020Updated 5 years ago
- State-of-the-art in reversible logic synthesis☆24Jul 16, 2016Updated 9 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- The Shang high-level synthesis framework☆120May 29, 2014Updated 11 years ago
- ☆35Jan 23, 2026Updated 3 weeks ago