RCSL-HKUST / heterosimLinks
HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design space exploration is enabled by a wide range of system configurations. A complete simulation flow with compiler support is provided so that a full system simulation can be performed with various performance me…
☆21Updated 9 years ago
Alternatives and similar repositories for heterosim
Users that are interested in heterosim are comparing it to the libraries listed below
Sorting:
- RTLCheck☆22Updated 6 years ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆37Updated 5 months ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- RISC-V GPGPU☆34Updated 5 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 3 months ago
- Synthesiser for Asynchronous Verilog Language☆20Updated 10 years ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated 3 months ago
- ☆27Updated 7 years ago
- ☆19Updated 10 years ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆27Updated 11 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- ☆20Updated 4 years ago
- EDA wiki☆53Updated 2 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- ☆15Updated 4 years ago
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆13Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Convert C files into Verilog☆17Updated 6 years ago
- ☆19Updated 3 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆13Updated 4 months ago
- SmartNIC☆14Updated 6 years ago
- ☆24Updated 4 years ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆44Updated 4 months ago