YosysHQ / prjpeppercornLinks
Project Peppercorn - GateMate FPGA Bitstream Documentation
☆27Updated this week
Alternatives and similar repositories for prjpeppercorn
Users that are interested in prjpeppercorn are comparing it to the libraries listed below
Sorting:
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆57Updated this week
- Use ECP5 JTAG port to interact with user design☆31Updated 4 years ago
- assorted library of utility cores for amaranth HDL☆97Updated last year
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆35Updated 11 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆25Updated 3 weeks ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆32Updated last year
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 11 months ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Updated last year
- A configurable USB 2.0 device core☆32Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Experimental flows using nextpnr for Xilinx devices☆51Updated 5 months ago
- My pergola FPGA projects☆30Updated 4 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆42Updated 10 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆79Updated 3 weeks ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆39Updated this week
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 5 months ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- The open-source Zynq 7000 BSP generator for openXC7☆46Updated 9 months ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 8 months ago
- cocotb extension for nMigen☆17Updated 3 years ago
- ☆12Updated 4 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated last week
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- Simplified environment for litex☆14Updated 5 years ago
- Nitro USB FPGA core☆85Updated last year