YosysHQ / prjpeppercorn
Project Peppercorn - GateMate FPGA Bitstream Documentation
☆18Updated last week
Alternatives and similar repositories for prjpeppercorn
Users that are interested in prjpeppercorn are comparing it to the libraries listed below
Sorting:
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 2 months ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated last week
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Updated last year
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆38Updated 5 months ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Simplified environment for litex☆14Updated 4 years ago
- ☆12Updated 3 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆29Updated 5 months ago
- USB virtual model in C++ for Verilog☆30Updated 6 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 3 months ago
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- assorted library of utility cores for amaranth HDL☆88Updated 7 months ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- The open-source Zynq 7000 BSP generator for openXC7☆31Updated 3 months ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆38Updated 4 years ago
- A configurable USB 2.0 device core☆31Updated 4 years ago
- CRUVI Standard Specifications☆19Updated last year
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated 3 weeks ago
- Wishbone bridge over SPI☆11Updated 5 years ago
- cocotb extension for nMigen☆16Updated 3 years ago