YosysHQ / prjpeppercornLinks
Project Peppercorn - GateMate FPGA Bitstream Documentation
☆30Updated last week
Alternatives and similar repositories for prjpeppercorn
Users that are interested in prjpeppercorn are comparing it to the libraries listed below
Sorting:
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆52Updated last week
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆35Updated 3 weeks ago
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated 2 months ago
- Use ECP5 JTAG port to interact with user design☆32Updated 4 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated last year
- USB virtual model in C++ for Verilog☆32Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆34Updated 10 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆82Updated 2 months ago
- assorted library of utility cores for amaranth HDL☆99Updated last year
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Updated 2 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- A configurable USB 2.0 device core☆32Updated 5 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆32Updated last year
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- LunaPnR is a place and router for integrated circuits☆47Updated 5 months ago
- ☆71Updated last year
- The open-source Zynq 7000 BSP generator for openXC7☆49Updated 11 months ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆21Updated 2 weeks ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆75Updated last week
- Simplified environment for litex☆14Updated 5 years ago
- Everything needed for ulx3s FPGA☆15Updated 5 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Updated last year
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- LiteX development baseboards arround the SQRL Acorn.☆72Updated 9 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆109Updated last week