YosysHQ / prjpeppercornLinks
Project Peppercorn - GateMate FPGA Bitstream Documentation
☆23Updated this week
Alternatives and similar repositories for prjpeppercorn
Users that are interested in prjpeppercorn are comparing it to the libraries listed below
Sorting:
- Use ECP5 JTAG port to interact with user design☆30Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- ☆12Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- assorted library of utility cores for amaranth HDL☆93Updated 9 months ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆15Updated 3 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆30Updated 7 months ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆43Updated last month
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 2 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last month
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆13Updated last week
- My pergola FPGA projects☆30Updated 4 years ago
- USB virtual model in C++ for Verilog☆31Updated 8 months ago
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 7 months ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆39Updated 4 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- CRUVI Standard Specifications☆19Updated last year
- a USB2 highspeed device core, written in amaranth HDL☆49Updated 9 months ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 6 months ago