YosysHQ / prjpeppercorn
Project Peppercorn - GateMate FPGA Bitstream Documentation
☆18Updated 2 weeks ago
Alternatives and similar repositories for prjpeppercorn:
Users that are interested in prjpeppercorn are comparing it to the libraries listed below
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- ☆12Updated 3 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Updated 11 months ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated last month
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆28Updated 4 months ago
- I want to learn [n]Migen.☆40Updated 5 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆14Updated 3 years ago
- assorted library of utility cores for amaranth HDL☆87Updated 7 months ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- USB virtual model in C++ for Verilog☆29Updated 6 months ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆38Updated 4 months ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- ☆20Updated 2 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆38Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- A configurable USB 2.0 device core☆31Updated 4 years ago
- Simplified environment for litex☆14Updated 4 years ago
- DDR3 controller for nMigen (WIP)☆14Updated last year
- CRUVI Standard Specifications☆18Updated 11 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 3 months ago
- ☆45Updated 2 years ago