YosysHQ / prjpeppercornLinks
Project Peppercorn - GateMate FPGA Bitstream Documentation
☆27Updated last week
Alternatives and similar repositories for prjpeppercorn
Users that are interested in prjpeppercorn are comparing it to the libraries listed below
Sorting:
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- Use ECP5 JTAG port to interact with user design☆31Updated 4 years ago
- assorted library of utility cores for amaranth HDL☆96Updated last year
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 10 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆33Updated 10 months ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Updated last year
- KiCad symbol library for sky130 and gf180mcu PDKs☆31Updated last year
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 4 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆24Updated last week
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆32Updated 8 months ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- a USB2 highspeed device core, written in amaranth HDL☆52Updated last year
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆30Updated this week
- USB virtual model in C++ for Verilog☆32Updated last year
- Simplified environment for litex☆14Updated 5 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- ☆70Updated last year
- DDR3 controller for nMigen (WIP)☆14Updated last year
- DVI video out example for prjtrellis☆16Updated 6 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- Another size-optimized RISC-V CPU for your consideration.☆57Updated 3 weeks ago
- USB Full-Speed core written in migen/LiteX☆12Updated 6 years ago
- IceCore Ice40 HX based modular core☆45Updated 4 years ago
- My pergola FPGA projects☆30Updated 4 years ago