YosysHQ / prjpeppercorn
Project Peppercorn - GateMate FPGA Bitstream Documentation
☆18Updated this week
Alternatives and similar repositories for prjpeppercorn:
Users that are interested in prjpeppercorn are comparing it to the libraries listed below
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- ☆12Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆24Updated last month
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆12Updated 11 months ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- Simplified environment for litex☆14Updated 4 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆36Updated 3 months ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆15Updated last year
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆14Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- USB virtual model in C++ for Verilog☆29Updated 5 months ago
- sump3 logic analyzer☆19Updated 3 months ago
- cocotb extension for nMigen☆16Updated 3 years ago
- assorted library of utility cores for amaranth HDL☆86Updated 6 months ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- A padring generator for ASICs☆25Updated last year
- ☆15Updated 2 years ago
- The open-source Zynq 7000 BSP generator for openXC7☆24Updated 2 months ago
- CRUVI Standard Specifications☆18Updated 10 months ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆32Updated last year
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 3 months ago
- DVI video out example for prjtrellis☆16Updated 6 years ago