jevinskie / General-Slow-DDR3-Interface
A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.
☆12Updated 2 years ago
Alternatives and similar repositories for General-Slow-DDR3-Interface:
Users that are interested in General-Slow-DDR3-Interface are comparing it to the libraries listed below
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Mini CPU design with JTAG UART support☆19Updated 3 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- VGA-compatible text mode functionality☆16Updated 4 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Simplified environment for litex☆14Updated 4 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- A complete HDMI transmitter implementation in VHDL☆22Updated 2 months ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- An FPGA/PCI Device Reference Platform☆28Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 8 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆24Updated 3 weeks ago
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 10 months ago
- simple wishbone client to read buttons and write leds☆17Updated last year
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- ☆15Updated last year
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- DVI PMOD adapter (HDMI connector)☆28Updated 4 years ago
- SDRAM controller with multiple wishbone slave ports☆28Updated 6 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- QQSPI Pmod-compatible 32MB PSRAM module☆15Updated last year
- PS2 interface☆17Updated 7 years ago