jevinskie / General-Slow-DDR3-Interface
A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.
☆12Updated 2 years ago
Alternatives and similar repositories for General-Slow-DDR3-Interface
Users that are interested in General-Slow-DDR3-Interface are comparing it to the libraries listed below
Sorting:
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- Mini CPU design with JTAG UART support☆20Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- VGA-compatible text mode functionality☆17Updated 4 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆18Updated this week
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Simplified environment for litex☆14Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- SDRAM controller with multiple wishbone slave ports☆29Updated 6 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- XC2064 bitstream documentation☆16Updated 6 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆24Updated 3 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆32Updated 8 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- PS2 interface☆18Updated 7 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆15Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 2 months ago
- ☆15Updated last year