jevinskie / General-Slow-DDR3-Interface
A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.
☆12Updated last year
Related projects: ⓘ
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆18Updated 6 months ago
- Mini CPU design with JTAG UART support☆18Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago
- Quickly update a bitstream with new RAM contents☆14Updated 3 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 2 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆38Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆34Updated last year
- Experiments with Cologne Chip's GateMate FPGA architecture☆16Updated 10 months ago
- simple sdram controller☆17Updated 3 years ago
- Master-thesis-final☆16Updated 11 months ago
- Documentation and tools related to DECA FPGA board☆20Updated 8 months ago
- QQSPI Pmod-compatible 32MB PSRAM module☆14Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆19Updated 10 months ago
- IO expansion board compatible with Digilent Arty A7☆9Updated last year
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆34Updated last year
- Drop In USB CDC ACM core for iCE40 FPGA☆33Updated 3 years ago
- PS2 interface☆17Updated 6 years ago
- VGA-compatible text mode functionality☆13Updated 4 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 4 years ago
- Open-source HDMI/DVI transmitter for the Gowin GW1NSR-powered Tang Nano 4K☆20Updated 2 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆44Updated last year
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆26Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆35Updated 4 months ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆17Updated 2 years ago
- Simplified environment for litex☆13Updated 3 years ago
- Example Verilog code for Ulx3s☆38Updated 2 years ago
- A complete HDMI transmitter implementation in VHDL☆17Updated 8 months ago
- ☆19Updated 2 years ago