jevinskie / General-Slow-DDR3-Interface
A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.
☆12Updated 2 years ago
Alternatives and similar repositories for General-Slow-DDR3-Interface:
Users that are interested in General-Slow-DDR3-Interface are comparing it to the libraries listed below
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- VGA-compatible text mode functionality☆17Updated 4 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆18Updated this week
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Mini CPU design with JTAG UART support☆20Updated 3 years ago
- Simplified environment for litex☆14Updated 4 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated last year
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 2 months ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- XC2064 bitstream documentation☆16Updated 6 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- Master-thesis-final☆19Updated last year
- DVI video out example for prjtrellis☆16Updated 6 years ago
- Reusable Verilog 2005 components for FPGA designs☆42Updated 2 months ago
- ☆15Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 11 months ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 9 months ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- A SoC for DOOM☆17Updated 4 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated last year
- Example Verilog code for Ulx3s☆40Updated 2 years ago