jevinskie / General-Slow-DDR3-InterfaceLinks
A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.
☆11Updated 2 years ago
Alternatives and similar repositories for General-Slow-DDR3-Interface
Users that are interested in General-Slow-DDR3-Interface are comparing it to the libraries listed below
Sorting:
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆16Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- Use ECP5 JTAG port to interact with user design☆31Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- PLEASE MOVE TO PAWSv2☆16Updated 3 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Updated 3 years ago
- A complete HDMI transmitter implementation in VHDL☆22Updated 3 months ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆33Updated 10 months ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆61Updated 2 years ago
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆38Updated last year
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 5 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆27Updated 2 years ago
- Re-coded Gowin GW1N primitives for Verilator use☆18Updated 3 years ago
- Master-thesis-final☆19Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆24Updated last week
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Retro computing on the Ulx3s ECP5 FPGA board☆24Updated 3 years ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆47Updated 8 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆32Updated 8 months ago
- Simplified environment for litex☆14Updated 5 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- Example Verilog code for Ulx3s☆42Updated 3 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated last month
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago