jevinskie / General-Slow-DDR3-Interface
A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.
☆12Updated 2 years ago
Alternatives and similar repositories for General-Slow-DDR3-Interface:
Users that are interested in General-Slow-DDR3-Interface are comparing it to the libraries listed below
- Mini CPU design with JTAG UART support☆19Updated 3 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆37Updated 9 months ago
- VGA-compatible text mode functionality☆16Updated 4 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆33Updated 3 years ago
- PS2 interface☆17Updated 7 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆22Updated 4 months ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated last year
- Open-source HDMI/DVI transmitter for the Gowin GW1NSR-powered Tang Nano 4K☆24Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆40Updated 4 years ago
- Documentation and tools related to DECA FPGA board☆21Updated last year
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- A complete HDMI transmitter implementation in VHDL☆22Updated last month
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Simplified environment for litex☆14Updated 4 years ago
- ☆15Updated last year
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆50Updated last year
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆26Updated 2 months ago
- DVI PMOD adapter (HDMI connector)☆28Updated 4 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago