jevinskie / General-Slow-DDR3-InterfaceView external linksLinks
A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.
☆11Dec 14, 2022Updated 3 years ago
Alternatives and similar repositories for General-Slow-DDR3-Interface
Users that are interested in General-Slow-DDR3-Interface are comparing it to the libraries listed below
Sorting:
- Jtag parsing scripts☆10Oct 14, 2023Updated 2 years ago
- ☆22Mar 5, 2022Updated 3 years ago
- PCXT port for Xilinx Spartan 6 FPGAs by spark2k06☆13May 21, 2023Updated 2 years ago
- A dual-socket USB host PMOD module.☆14Mar 20, 2025Updated 10 months ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆86Apr 8, 2024Updated last year
- ☆14Sep 2, 2020Updated 5 years ago
- Kakao Linux☆39May 30, 2025Updated 8 months ago
- Yet Another VHDL tool☆30May 15, 2017Updated 8 years ago
- ☆23Jan 12, 2024Updated 2 years ago
- ☆10Jun 9, 2022Updated 3 years ago
- demo project to show how to use vivado tcl scripts to do everything.☆17Sep 20, 2015Updated 10 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated last year
- Master-thesis-final☆19Oct 9, 2023Updated 2 years ago
- Assembly-level debugger for the Amiga computers☆26Jan 20, 2018Updated 8 years ago
- Tashtari's notes on vintage Macintosh and IBM PC and more.☆19Feb 4, 2026Updated last week
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Mar 10, 2024Updated last year
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Jan 11, 2026Updated last month
- ☆45Jan 5, 2023Updated 3 years ago
- EVEREST: e-Versatile Research Stick for peoples☆36Apr 12, 2023Updated 2 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Jul 23, 2022Updated 3 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 4 years ago
- Among the many UI accomplishments by Keith Ohlfs at NeXT is this wonderful little font. It has never been modernized to work on the curre…☆19Jan 4, 2023Updated 3 years ago
- Interfaz directa con teclados USB en Verilog con control de los Leds de teclado y conversión a PS/2.☆18Feb 26, 2022Updated 3 years ago
- Bit streams forthe Ulx3s ECP5 device☆18Apr 9, 2023Updated 2 years ago
- CRUVI Standard Specifications☆20May 6, 2024Updated last year
- ☆22Jul 29, 2025Updated 6 months ago
- FLIX-V: FPGA, Linux and RISC-V☆42Nov 5, 2023Updated 2 years ago
- Bitstream relocation and manipulation tool.☆51Nov 29, 2022Updated 3 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28May 16, 2023Updated 2 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆23Jul 6, 2018Updated 7 years ago
- 2-layer and 4-layer FPGA development board with ZYNQ 7010/7020 400-pin BGA.☆20Jan 6, 2026Updated last month
- PCXT by spark2k06 deMiSTified☆21Mar 22, 2024Updated last year
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- Minimig project example for FleaFPGA Ohm Experimenter Board☆27May 17, 2022Updated 3 years ago
- Repo that shows how to use the VexRiscv with OpenOCD and semihosting.☆26Feb 21, 2022Updated 3 years ago
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 4 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆26Apr 24, 2019Updated 6 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Jul 10, 2024Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆36Feb 23, 2025Updated 11 months ago