jevinskie / General-Slow-DDR3-InterfaceLinks
A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.
☆11Updated 3 years ago
Alternatives and similar repositories for General-Slow-DDR3-Interface
Users that are interested in General-Slow-DDR3-Interface are comparing it to the libraries listed below
Sorting:
- PLEASE MOVE TO PAWSv2☆16Updated 3 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Updated 2 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- Use ECP5 JTAG port to interact with user design☆32Updated 4 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆44Updated 4 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆15Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated 2 months ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Bit streams forthe Ulx3s ECP5 device☆18Updated 2 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 5 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Updated 2 years ago
- DVI video out example for prjtrellis☆17Updated 6 years ago
- A complete HDMI transmitter implementation in VHDL☆21Updated 5 months ago
- Master-thesis-final☆19Updated 2 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Updated 4 years ago
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆41Updated last year
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated last year
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- Repository for the rp2040_pmod board from controlpaths devices.☆22Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 10 months ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆34Updated 9 years ago
- Simplified environment for litex☆14Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated last week
- USB virtual model in C++ for Verilog☆32Updated last year