RISCV Core written in Calyx
☆17Aug 16, 2024Updated last year
Alternatives and similar repositories for calyx-riscv
Users that are interested in calyx-riscv are comparing it to the libraries listed below
Sorting:
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- ☆16Oct 5, 2021Updated 4 years ago
- ☆28Nov 10, 2025Updated 3 months ago
- generating hardware accelerators for pangenomic graph queries☆40Feb 26, 2026Updated last week
- High quality and composable RTL libraries in SystemVerilog☆31Mar 2, 2026Updated last week
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 3 years ago
- Typst template mimicking acmart latex class☆28Jan 2, 2026Updated 2 months ago
- An automatic clock gating utility☆52Apr 15, 2025Updated 10 months ago
- ☆20Jul 18, 2020Updated 5 years ago
- Modern GTKWave alternative☆37Updated this week
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Nov 3, 2020Updated 5 years ago
- HDMI core in Chisel HDL☆53Mar 8, 2024Updated 2 years ago
- Hardware tools for non-invasively sniffing MIPI D-Phy links.☆26Jan 16, 2022Updated 4 years ago
- An embedded Little Smalltalk for ESP32 with SSD1306 OLED and M5StickC support (and stilll runs on Macs, Linux)... After a 4 year break st…☆31Apr 7, 2025Updated 11 months ago
- Search-based compiler for high-performance DSP programming☆71Oct 29, 2024Updated last year
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- A lighweight and parallel snapshot testing framework in rust☆37Aug 17, 2023Updated 2 years ago
- APyTypes - Algorithmic data types for Python☆39Updated this week
- High level synthesis language for hardware design☆80Feb 27, 2026Updated last week
- A work-in-progress board-level hardware description language (HDL) providing design automation through generators and block polymorphism.☆86Feb 23, 2026Updated 2 weeks ago
- Easy SMT solver interaction☆34Feb 3, 2026Updated last month
- 21st century electronic design automation tools, written in Rust.☆36Updated this week
- This repo contains the artifact for our SOSP'19 paper on Serval☆32Sep 11, 2019Updated 6 years ago
- This is the repository of Emu5GNet built in the EU 5GRail project for ITS/Train communications coexistence in 5G and FRMCS networks.☆15Oct 1, 2024Updated last year
- Chisel library for Unum Type-III Posit Arithmetic☆45Apr 2, 2025Updated 11 months ago
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 4 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- English Georgian Dictionary for iPhone☆21Apr 19, 2018Updated 7 years ago
- ☆19Feb 12, 2026Updated 3 weeks ago
- 本项目是基于 ESP32 IDF 的 LCD GC9D01 驱动，适用于小型 SPI 屏幕（<1 英寸）。支持 RGB565 色彩、基本图形绘制（像素、线条、形状）以及中英文字符和图片显示。☆12Jan 22, 2025Updated last year
- Analyze experimental data with Programming by Navigation☆17Updated this week
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- ☆12Feb 3, 2026Updated last month
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆111Feb 3, 2026Updated last month
- ☆40Sep 17, 2021Updated 4 years ago
- Faceted execution in Racket☆11Sep 11, 2018Updated 7 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- Learn one, get them all for free☆12Jan 28, 2024Updated 2 years ago
- ☆23Updated this week