Alternatives and similar repositories for calyx-riscv

Users that are interested in calyx-riscv are comparing it to the libraries listed below

• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• djg / verilated-rs
  Verilator Porcelain
  ☆47Updated last year
• vegaluisjose / reticle
  ☆40Updated 3 years ago
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆31Updated last week
• ethanuppal / marlin
  🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆49Updated last month
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated last year
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆45Updated last week
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆60Updated last week
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆76Updated this week
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆43Updated last week
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆157Updated last month
• jix / flussab
  Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.
  ☆14Updated 8 months ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆145Updated last week
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆39Updated 4 years ago
• memoryleak47 / slotted-egraphs
  ☆29Updated 3 weeks ago
• vegaluisjose / reticle-evaluation
  Reticle evaluation (PLDI 2021)
  ☆12Updated 4 years ago
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆92Updated last year
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆45Updated last week
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆51Updated 2 weeks ago
• spade-lang / spade
  A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spad…
  ☆28Updated last week
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆55Updated 3 weeks ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆261Updated 2 weeks ago
• broccolimicro / loom
  design and verification of asynchronous circuits
  ☆39Updated last week
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆22Updated last month
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆79Updated this week
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆86Updated this week
• cucapra / filament
  Fearless hardware design
  ☆177Updated last week
• cucapra / patronus
  work in progress, playing around with btor2 in rust
  ☆11Updated 3 weeks ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆73Updated 4 years ago