Alternatives and similar repositories for calyx-riscv

Users that are interested in calyx-riscv are comparing it to the libraries listed below

• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• djg / verilated-rs
  Verilator Porcelain
  ☆49Updated 2 years ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆164Updated 3 weeks ago
• vegaluisjose / reticle
  ☆40Updated 4 years ago
• ethanuppal / marlin
  🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆72Updated 2 weeks ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆146Updated last week
• jix / flussab
  Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.
  ☆15Updated 11 months ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated 2 years ago
• cucapra / filament
  Fearless hardware design
  ☆183Updated 2 months ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆97Updated 2 months ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆42Updated 2 months ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆65Updated 3 months ago
• cucapra / patronus
  work in progress, playing around with btor2 in rust
  ☆12Updated 2 weeks ago
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆32Updated last week
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆264Updated 4 months ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆49Updated 3 months ago
• memoryleak47 / slotted-egraphs
  ☆35Updated last month
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated last week
• IntelLabs / asl-interpreter
  Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)
  ☆24Updated 2 months ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• sgpthomas / comp-gen
  Automatically generate a compiler using equality saturation
  ☆34Updated last year
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆94Updated 2 months ago
• David-Durst / embeddedHaskellAetherling
  ☆29Updated 3 years ago
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆81Updated last week
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆78Updated last month
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆52Updated last month
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆89Updated this week
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆39Updated 5 years ago
• David-Durst / aetherling
  Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python
  ☆13Updated 4 years ago
• elliottt / easy-smt
  Easy SMT solver interaction
  ☆34Updated 3 months ago