calyxir / calyx-riscvLinks
RISCV Core written in Calyx
☆17Updated last year
Alternatives and similar repositories for calyx-riscv
Users that are interested in calyx-riscv are comparing it to the libraries listed below
Sorting:
- Verilog AST☆21Updated last year
- Verilator Porcelain☆48Updated last year
- Fearless hardware design☆180Updated last month
- A core language for rule-based hardware design 🦑☆161Updated 3 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- Time-sensitive affine types for predictable hardware generation☆145Updated 2 weeks ago
- BTOR2 MLIR project☆26Updated last year
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Updated 10 months ago
- 21st century electronic design automation tools, written in Rust.☆31Updated last week
- ☆40Updated 4 years ago
- Logic circuit analysis and optimization☆42Updated last month
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆89Updated 3 weeks ago
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆63Updated last month
- CHERI-RISC-V model written in Sail☆64Updated 2 months ago
- Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)☆24Updated 2 weeks ago
- The source code to the Voss II Hardware Verification Suite☆56Updated last week
- A hardware compiler based on LLHD and CIRCT☆262Updated 2 months ago
- ☆31Updated 2 weeks ago
- A Hardware Pipeline Description Language☆46Updated 2 months ago
- A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spad…☆31Updated this week
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆93Updated 3 weeks ago
- End-to-end synthesis and P&R toolchain☆89Updated last week
- FPGA synthesis tool powered by program synthesis☆52Updated 2 months ago
- The LLHD reference simulator.☆39Updated 5 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 3 months ago
- Reticle evaluation (PLDI 2021)☆12Updated 4 years ago
- Automatically generate a compiler using equality saturation☆30Updated last year
- A Just-In-Time Compiler for Verilog from VMware Research☆22Updated 4 years ago
- Easy SMT solver interaction☆35Updated 2 months ago
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆79Updated this week