Alternatives and similar repositories for calyx-riscv

Users that are interested in calyx-riscv are comparing it to the libraries listed below

• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• djg / verilated-rs
  Verilator Porcelain
  ☆49Updated last year
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated 2 years ago
• IntelLabs / asl-interpreter
  Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)
  ☆24Updated last month
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆162Updated last week
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆39Updated 5 years ago
• vegaluisjose / reticle
  ☆40Updated 4 years ago
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated last month
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆48Updated 3 months ago
• cucapra / filament
  Fearless hardware design
  ☆183Updated 2 months ago
• jix / flussab
  Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.
  ☆15Updated 11 months ago
• elliottt / easy-smt
  Easy SMT solver interaction
  ☆34Updated 2 months ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆65Updated 3 months ago
• vegaluisjose / reticle-evaluation
  Reticle evaluation (PLDI 2021)
  ☆12Updated 4 years ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆42Updated last month
• memoryleak47 / slotted-egraphs
  ☆33Updated last month
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆31Updated last week
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆90Updated last month
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆145Updated this week
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆38Updated last month
• ethanuppal / marlin
  🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆66Updated 2 months ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆263Updated 3 months ago
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆22Updated 4 months ago
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆93Updated last month
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆47Updated last week
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 3 years ago
• spade-lang / spade
  A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spad…
  ☆31Updated last week
• sgpthomas / comp-gen
  Automatically generate a compiler using equality saturation
  ☆34Updated last year
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆78Updated last month