calyxir / calyx-riscvLinks
RISCV Core written in Calyx
☆16Updated 10 months ago
Alternatives and similar repositories for calyx-riscv
Users that are interested in calyx-riscv are comparing it to the libraries listed below
Sorting:
- Verilog AST☆21Updated last year
- ☆40Updated 3 years ago
- Verilator Porcelain☆47Updated last year
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- BTOR2 MLIR project☆26Updated last year
- Reticle evaluation (PLDI 2021)☆12Updated 4 years ago
- 🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆48Updated 3 weeks ago
- Automatically generate a compiler using equality saturation☆30Updated last year
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆14Updated 7 months ago
- A Hardware Pipeline Description Language☆45Updated last year
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 2 weeks ago
- The LLHD reference simulator.☆39Updated 4 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆70Updated this week
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14Updated 3 years ago
- The source code to the Voss II Hardware Verification Suite☆56Updated this week
- FPGA synthesis tool powered by program synthesis☆49Updated last month
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆92Updated last year
- Logic circuit analysis and optimization☆43Updated 8 months ago
- Time-sensitive affine types for predictable hardware generation☆144Updated this week
- CHERI-RISC-V model written in Sail☆60Updated last week
- Native Rust implementation of the FST waveform format from GTKWave.☆13Updated this week
- 21st century electronic design automation tools, written in Rust.☆30Updated last week
- work in progress, playing around with btor2 in rust☆11Updated 2 weeks ago
- A core language for rule-based hardware design 🦑☆156Updated 2 weeks ago
- Manythread RISC-V overlay for FPGA clusters☆38Updated 2 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 4 years ago
- Easy SMT solver interaction☆35Updated 3 months ago
- ☆26Updated last week
- Read and write VCD (Value Change Dump) files in Rust☆43Updated last year
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago