calyxir / calyx-riscvLinks
RISCV Core written in Calyx
☆16Updated 9 months ago
Alternatives and similar repositories for calyx-riscv
Users that are interested in calyx-riscv are comparing it to the libraries listed below
Sorting:
- Verilog AST☆21Updated last year
- Verilator Porcelain☆47Updated last year
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- ☆40Updated 3 years ago
- BTOR2 MLIR project☆25Updated last year
- 🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆48Updated this week
- Logic circuit analysis and optimization☆40Updated 7 months ago
- A Hardware Pipeline Description Language☆44Updated last year
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆14Updated 6 months ago
- The LLHD reference simulator.☆39Updated 4 years ago
- 21st century electronic design automation tools, written in Rust.☆30Updated this week
- work in progress, playing around with btor2 in rust☆11Updated 2 weeks ago
- an experiment to run plugin in firtool pipeline☆9Updated last year
- CHERI-RISC-V model written in Sail☆59Updated 2 months ago
- The source code to the Voss II Hardware Verification Suite☆56Updated last month
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆66Updated last month
- Reticle evaluation (PLDI 2021)☆12Updated 4 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 4 months ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆13Updated 3 years ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆36Updated last week
- ☆23Updated this week
- Native Rust implementation of the FST waveform format from GTKWave.☆13Updated 2 months ago
- FPGA synthesis tool powered by program synthesis☆49Updated 2 weeks ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆80Updated last week
- Easy SMT solver interaction☆35Updated 2 months ago
- Manythread RISC-V overlay for FPGA clusters☆38Updated 2 years ago
- Automatically generate a compiler using equality saturation☆30Updated last year
- Symbolic execution tool for Sail ISA specifications☆67Updated 2 weeks ago
- A Just-In-Time Compiler for Verilog from VMware Research☆22Updated 4 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 4 years ago