Alternatives and similar repositories for calyx-riscv

Users that are interested in calyx-riscv are comparing it to the libraries listed below

• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• djg / verilated-rs
  Verilator Porcelain
  ☆48Updated last year
• IntelLabs / asl-interpreter
  Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)
  ☆24Updated last week
• vegaluisjose / reticle
  ☆40Updated 3 years ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆160Updated 2 months ago
• cucapra / filament
  Fearless hardware design
  ☆178Updated 2 weeks ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated 2 years ago
• ethanuppal / marlin
  🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆57Updated 2 weeks ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆43Updated last week
• memoryleak47 / slotted-egraphs
  ☆29Updated 2 weeks ago
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆31Updated last week
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆145Updated this week
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆83Updated this week
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆39Updated 5 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆64Updated last month
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated last month
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆263Updated 2 months ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 3 years ago
• vegaluisjose / reticle-evaluation
  Reticle evaluation (PLDI 2021)
  ☆12Updated 4 years ago
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆27Updated 4 months ago
• sgpthomas / comp-gen
  Automatically generate a compiler using equality saturation
  ☆30Updated last year
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆38Updated 2 years ago
• jix / flussab
  Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.
  ☆14Updated 9 months ago
• egraphs-good / extraction-gym
  benchmarking e-graph extraction
  ☆47Updated 3 months ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆45Updated last month
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆51Updated last month
• elliottt / easy-smt
  Easy SMT solver interaction
  ☆35Updated last month
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆93Updated last year
• B-Lang-org / bsc-contrib
  A place to share libraries and utilities that don't belong in the core bsc repo
  ☆36Updated 5 months ago