Alternatives and similar repositories for calyx-riscv:

Users that are interested in calyx-riscv are comparing it to the libraries listed below

• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• vegaluisjose / reticle-evaluation
  Reticle evaluation (PLDI 2021)
  ☆12Updated 3 years ago
• djg / verilated-rs
  Verilator Porcelain
  ☆46Updated last year
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆44Updated last week
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆37Updated 4 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆57Updated last week
• vegaluisjose / reticle
  ☆40Updated 3 years ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated last year
• elliottt / easy-smt
  Easy SMT solver interaction
  ☆34Updated this week
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆45Updated this week
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆23Updated last year
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆44Updated last year
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆66Updated 3 weeks ago
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆41Updated 2 months ago
• David-Durst / embeddedHaskellAetherling
  ☆25Updated 2 years ago
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆53Updated 2 weeks ago
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆89Updated 8 months ago
• ekiwi / fst-reader
  Native Rust implementation of the FST waveform format from GTKWave.
  ☆12Updated 3 weeks ago
• uenoku / firtool-standalone-plugin
  an experiment to run plugin in firtool pipeline
  ☆9Updated last year
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆33Updated 4 months ago
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆18Updated last month
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆147Updated 4 months ago
• cucapra / filament
  Fearless hardware design
  ☆175Updated last week
• sgpthomas / comp-gen
  Automatically generate a compiler using equality saturation
  ☆28Updated 10 months ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆138Updated 7 months ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago