calyxir / calyx-riscv
RISCV Core written in Calyx
☆15Updated 6 months ago
Alternatives and similar repositories for calyx-riscv:
Users that are interested in calyx-riscv are comparing it to the libraries listed below
- Verilog AST☆21Updated last year
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- Reticle evaluation (PLDI 2021)☆12Updated 3 years ago
- ☆40Updated 3 years ago
- BTOR2 MLIR project☆25Updated last year
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆48Updated last week
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆19Updated last month
- Easy SMT solver interaction☆34Updated last week
- Verilator Porcelain☆48Updated last year
- The source code to the Voss II Hardware Verification Suite☆57Updated last week
- benchmarking e-graph extraction☆36Updated 4 months ago
- The LLHD reference simulator.☆37Updated 4 years ago
- Logic circuit analysis and optimization☆33Updated 4 months ago
- Automatically generate a compiler using equality saturation☆28Updated 11 months ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆13Updated 3 months ago
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆46Updated 2 weeks ago
- A Hardware Pipeline Description Language☆44Updated last year
- CHERI-RISC-V model written in Sail☆58Updated last month
- FPGA synthesis tool powered by program synthesis☆41Updated 3 months ago
- A core language for rule-based hardware design 🦑☆147Updated 5 months ago
- Symbolic execution tool for Sail ISA specifications☆66Updated last month
- embedding MLIR in LEAN☆47Updated 8 months ago
- ☆16Updated 3 years ago
- an experiment to run plugin in firtool pipeline☆9Updated last year
- Native Rust implementation of the FST waveform format from GTKWave.☆12Updated last month
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆89Updated 8 months ago