ulixxe / usb_cdcLinks
Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs
☆180Updated last year
Alternatives and similar repositories for usb_cdc
Users that are interested in usb_cdc are comparing it to the libraries listed below
Sorting:
- ☆114Updated 2 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆110Updated last year
- CoreScore☆164Updated 2 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- USB Serial on the TinyFPGA BX☆136Updated 4 years ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆83Updated last week
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆90Updated 4 months ago
- A wishbone controlled scope for FPGA's☆84Updated last year
- Experimental flows using nextpnr for Xilinx devices☆246Updated last year
- Example LED blinking project for your FPGA dev board of choice☆185Updated last week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- VHDL library 4 FPGAs☆181Updated last week
- Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.☆154Updated 4 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆119Updated 4 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆93Updated 5 years ago
- FuseSoC standard core library☆147Updated 4 months ago
- USB3 PIPE interface for Xilinx 7-Series☆234Updated 3 years ago
- assorted library of utility cores for amaranth HDL☆96Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆77Updated last week
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆44Updated 4 years ago
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆284Updated last year
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- Verilog wishbone components☆119Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆149Updated 4 years ago
- Nitro USB FPGA core☆86Updated last year
- A full-speed device-side USB peripheral core written in Verilog.☆236Updated 2 years ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 7 months ago