ulixxe / usb_cdc
Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs
☆165Updated last year
Alternatives and similar repositories for usb_cdc:
Users that are interested in usb_cdc are comparing it to the libraries listed below
- ☆105Updated 2 years ago
- ☆77Updated last year
- CoreScore☆143Updated last month
- USB Serial on the TinyFPGA BX☆135Updated 3 years ago
- Example LED blinking project for your FPGA dev board of choice☆171Updated 2 weeks ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆97Updated 7 months ago
- Basic USB-CDC device core (Verilog)☆76Updated 3 years ago
- Naive Educational RISC V processor☆79Updated 5 months ago
- USB3 PIPE interface for Xilinx 7-Series☆209Updated 2 years ago
- SoC based on VexRiscv and ICE40 UP5K☆153Updated 11 months ago
- Experimental flows using nextpnr for Xilinx devices☆228Updated 5 months ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆93Updated 4 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆228Updated 2 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆105Updated 3 years ago
- Board definitions for Amaranth HDL☆109Updated last month
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆89Updated 6 months ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆250Updated 2 months ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆69Updated this week
- assorted library of utility cores for amaranth HDL☆86Updated 5 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆88Updated 4 years ago
- VHDL library 4 FPGAs☆175Updated this week
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆67Updated 8 months ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆120Updated this week
- Small footprint and configurable Ethernet core☆223Updated last week
- A wishbone controlled scope for FPGA's☆77Updated last year
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- FuseSoC standard core library☆127Updated last month
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆39Updated 3 years ago