Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs
☆191Mar 10, 2024Updated 2 years ago
Alternatives and similar repositories for usb_cdc
Users that are interested in usb_cdc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Full Speed USB DFU interface for FPGA and ASIC designs☆21Mar 10, 2024Updated 2 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆168Mar 22, 2025Updated last year
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆906Dec 6, 2024Updated last year
- Basic USB-CDC device core (Verilog)☆91May 15, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A huge VHDL library for FPGA and digital ASIC development☆467Updated this week
- USB Serial on the TinyFPGA BX☆144Jun 20, 2021Updated 5 years ago
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆36Sep 5, 2021Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆100Jun 6, 2020Updated 6 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Programmable multichannel ADPCM decoder for FPGA☆26Dec 28, 2020Updated 5 years ago
- USB serial device (CDC-ACM)☆47Jun 28, 2020Updated 6 years ago
- An attempt to recreate the RP2040 PIO in an FPGA☆318Jun 6, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Opensource DDR3 Controller☆456Jun 12, 2026Updated 2 weeks ago
- Soft USB for LiteX☆51Oct 6, 2025Updated 8 months ago
- Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.☆173Jun 24, 2021Updated 5 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- Universal utility for programming FPGA☆1,664Updated this week
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆107Aug 28, 2025Updated 10 months ago
- ☆17Apr 7, 2022Updated 4 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆116Jul 20, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Mini CPU design with JTAG UART support☆21Jun 8, 2021Updated 5 years ago
- WCH CH569 SerDes Reverse Engineering☆30Aug 13, 2022Updated 3 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆29Feb 22, 2024Updated 2 years ago
- Nitro USB FPGA core☆88Mar 1, 2026Updated 4 months ago
- a USB2 highspeed device core, written in amaranth HDL☆53Sep 17, 2024Updated last year
- A full-speed device-side USB peripheral core written in Verilog.☆241Oct 30, 2022Updated 3 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆226Feb 19, 2026Updated 4 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 4 months ago
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆65Nov 14, 2025Updated 7 months ago
- An open source USB bootloader for FPGAs☆400Sep 15, 2023Updated 2 years ago
- 3-stage RV32IMACZb* processor with debug☆1,063Apr 23, 2026Updated 2 months ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,423Jun 18, 2026Updated last week
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆605Oct 10, 2021Updated 4 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆35Dec 11, 2016Updated 9 years ago