Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs
☆192Mar 10, 2024Updated 2 years ago
Alternatives and similar repositories for usb_cdc
Users that are interested in usb_cdc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Full Speed USB DFU interface for FPGA and ASIC designs☆21Mar 10, 2024Updated 2 years ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆171Mar 22, 2025Updated last year
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆911Dec 6, 2024Updated last year
- Basic USB-CDC device core (Verilog)☆92May 15, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A huge VHDL library for FPGA and digital ASIC development☆474Updated this week
- USB Serial on the TinyFPGA BX☆145Jun 20, 2021Updated 5 years ago
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆36Sep 5, 2021Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆101Jun 6, 2020Updated 6 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- USB serial device (CDC-ACM)☆48Jun 28, 2020Updated 6 years ago
- Programmable multichannel ADPCM decoder for FPGA☆26Dec 28, 2020Updated 5 years ago
- An attempt to recreate the RP2040 PIO in an FPGA☆318Jun 6, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.☆174Jun 24, 2021Updated 5 years ago
- Opensource DDR3 Controller☆462Jun 12, 2026Updated last month
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Soft USB for LiteX☆51Oct 6, 2025Updated 9 months ago
- Universal utility for programming FPGA☆1,687Jul 14, 2026Updated last week
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆107Aug 28, 2025Updated 10 months ago
- ☆17Apr 7, 2022Updated 4 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆116Jul 20, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Mini CPU design with JTAG UART support☆21Jun 8, 2021Updated 5 years ago
- Nitro USB FPGA core☆88Mar 1, 2026Updated 4 months ago
- WCH CH569 SerDes Reverse Engineering☆30Aug 13, 2022Updated 3 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆30Feb 22, 2024Updated 2 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆228Feb 19, 2026Updated 5 months ago
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 5 months ago
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- A full-speed device-side USB peripheral core written in Verilog.☆241Oct 30, 2022Updated 3 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- a USB2 highspeed device core, written in amaranth HDL☆53Sep 17, 2024Updated last year
- 3-stage RV32IMACZb* processor with debug☆1,074Apr 23, 2026Updated 2 months ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,427Jun 18, 2026Updated last month
- An open source USB bootloader for FPGAs☆402Sep 15, 2023Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆65Nov 14, 2025Updated 8 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆615Oct 10, 2021Updated 4 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆35Dec 11, 2016Updated 9 years ago