ulixxe / usb_cdcLinks
Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs
☆186Updated last year
Alternatives and similar repositories for usb_cdc
Users that are interested in usb_cdc are comparing it to the libraries listed below
Sorting:
- ☆117Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆112Updated last year
- USB Serial on the TinyFPGA BX☆139Updated 4 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 6 months ago
- Example LED blinking project for your FPGA dev board of choice☆189Updated 3 weeks ago
- VHDL library 4 FPGAs☆184Updated this week
- Basic USB-CDC device core (Verilog)☆84Updated 4 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Updated 5 years ago
- USB3 PIPE interface for Xilinx 7-Series☆240Updated last week
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- CoreScore☆171Updated last month
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆86Updated last week
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆85Updated 2 months ago
- Nitro USB FPGA core☆86Updated last year
- assorted library of utility cores for amaranth HDL☆99Updated last year
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆45Updated 4 years ago
- Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.☆159Updated 4 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆109Updated 3 weeks ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆82Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆85Updated last year
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆290Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- Experimental flows using nextpnr for Xilinx devices☆252Updated last year
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆122Updated 4 years ago
- USB serial device (CDC-ACM)☆43Updated 5 years ago
- ☆137Updated last year
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆236Updated 3 years ago
- Verilog wishbone components☆123Updated 2 years ago