Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs
☆193Mar 10, 2024Updated 2 years ago
Alternatives and similar repositories for usb_cdc
Users that are interested in usb_cdc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Full Speed USB DFU interface for FPGA and ASIC designs☆21Mar 10, 2024Updated 2 years ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆181Mar 22, 2025Updated last year
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆934Dec 6, 2024Updated last year
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 4 years ago
- Basic USB-CDC device core (Verilog)☆95May 15, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Basic USB 1.1 Host Controller for small FPGAs☆103Jun 6, 2020Updated 6 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆37Sep 5, 2021Updated 5 years ago
- A huge VHDL library for FPGA and digital ASIC development☆481Updated this week
- USB Serial on the TinyFPGA BX☆146Jun 20, 2021Updated 5 years ago
- a USB2 highspeed device core, written in amaranth HDL☆53Sep 17, 2024Updated 2 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆21Jan 9, 2022Updated 4 years ago
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 5 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆107Aug 28, 2025Updated last year
- A DDR3 memory controller in Verilog for various FPGAs☆642Oct 10, 2021Updated 5 years ago
- An attempt to recreate the RP2040 PIO in an FPGA☆321Jun 6, 2024Updated 2 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- FPGA USB stack written in LiteX☆138Jun 5, 2022Updated 4 years ago
- Universal utility for programming FPGA☆1,778Updated this week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆66Nov 14, 2025Updated 11 months ago
- Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.☆178Jun 24, 2021Updated 5 years ago
- USB serial device (CDC-ACM)☆49Jun 28, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A full-speed device-side USB peripheral core written in Verilog.☆244Oct 30, 2022Updated 4 years ago
- Opensource DDR3 Controller☆497Sep 12, 2026Updated last month
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- Programmable multichannel ADPCM decoder for FPGA☆26Dec 28, 2020Updated 5 years ago
- Nitro USB FPGA core☆91Mar 1, 2026Updated 7 months ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- WCH CH569 SerDes Reverse Engineering☆32Aug 13, 2022Updated 4 years ago
- A dual-socket USB host PMOD module.☆19Mar 20, 2025Updated last year
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆119Jul 20, 2024Updated 2 years ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,431Sep 10, 2026Updated last month
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆33Feb 22, 2024Updated 2 years ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆800Jan 28, 2026Updated 9 months ago
- Soft USB for LiteX☆52Oct 6, 2025Updated last year
- ☆18Apr 7, 2022Updated 4 years ago
- Mini CPU design with JTAG UART support☆21Jun 8, 2021Updated 5 years ago