ulixxe / usb_cdc
Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs
☆166Updated last year
Alternatives and similar repositories for usb_cdc:
Users that are interested in usb_cdc are comparing it to the libraries listed below
- USB Serial on the TinyFPGA BX☆136Updated 3 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆102Updated 8 months ago
- ☆108Updated 2 years ago
- FuseSoC standard core library☆132Updated last week
- Experimental flows using nextpnr for Xilinx devices☆229Updated 6 months ago
- CoreScore☆148Updated 2 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- Basic USB-CDC device core (Verilog)☆76Updated 3 years ago
- Example LED blinking project for your FPGA dev board of choice☆174Updated last month
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆73Updated last week
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 4 years ago
- USB3 PIPE interface for Xilinx 7-Series☆211Updated 2 years ago
- Verilog wishbone components☆114Updated last year
- SoC based on VexRiscv and ICE40 UP5K☆156Updated 3 weeks ago
- A full-speed device-side USB peripheral core written in Verilog.☆230Updated 2 years ago
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆262Updated last year
- Naive Educational RISC V processor☆79Updated 6 months ago
- A wishbone controlled scope for FPGA's☆78Updated last year
- Board definitions for Amaranth HDL☆112Updated 2 weeks ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆258Updated 3 months ago
- 10Gb Ethernet Switch☆180Updated 3 weeks ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆90Updated 7 months ago
- Nitro USB FPGA core☆84Updated last year
- assorted library of utility cores for amaranth HDL☆87Updated 6 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆106Updated 3 years ago
- ☆77Updated last year
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆98Updated 2 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆80Updated last week