ulixxe / usb_cdcLinks
Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs
☆175Updated last year
Alternatives and similar repositories for usb_cdc
Users that are interested in usb_cdc are comparing it to the libraries listed below
Sorting:
- ☆110Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆107Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆88Updated last month
- USB Serial on the TinyFPGA BX☆137Updated 4 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆98Updated last week
- Nitro USB FPGA core☆87Updated last year
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- CoreScore☆159Updated 6 months ago
- Experimental flows using nextpnr for Xilinx devices☆49Updated last month
- Example LED blinking project for your FPGA dev board of choice☆179Updated 2 months ago
- FuseSoC standard core library☆146Updated 2 months ago
- Experimental flows using nextpnr for Xilinx devices☆245Updated 9 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- VHDL library 4 FPGAs☆181Updated this week
- Minimal DVI / HDMI Framebuffer☆83Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 6 years ago
- USB3 PIPE interface for Xilinx 7-Series☆218Updated 3 years ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆78Updated last week
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆93Updated last week
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆43Updated 4 years ago
- A wishbone controlled scope for FPGA's☆83Updated last year
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆79Updated last year
- ☆134Updated 7 months ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- SoC based on VexRiscv and ICE40 UP5K☆159Updated 4 months ago
- Naive Educational RISC V processor☆85Updated 2 weeks ago
- assorted library of utility cores for amaranth HDL☆94Updated 10 months ago
- Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.☆147Updated 4 years ago
- ☆46Updated 3 years ago