ulixxe / usb_cdcLinks
Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs
☆180Updated last year
Alternatives and similar repositories for usb_cdc
Users that are interested in usb_cdc are comparing it to the libraries listed below
Sorting:
- ☆114Updated 2 years ago
- USB Serial on the TinyFPGA BX☆139Updated 4 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆109Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆89Updated 3 months ago
- CoreScore☆163Updated last month
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- VHDL library 4 FPGAs☆181Updated this week
- Nitro USB FPGA core☆87Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆71Updated last month
- USB3 PIPE interface for Xilinx 7-Series☆231Updated 3 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- Experimental flows using nextpnr for Xilinx devices☆49Updated 3 months ago
- assorted library of utility cores for amaranth HDL☆96Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Board definitions for Amaranth HDL☆118Updated last month
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆83Updated last week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆106Updated 3 weeks ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆149Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆118Updated 4 years ago
- Example LED blinking project for your FPGA dev board of choice☆185Updated 3 weeks ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.☆151Updated 4 years ago
- Demo projects for various Kintex FPGA boards☆62Updated 4 months ago
- ☆80Updated last week
- FuseSoC standard core library☆147Updated 4 months ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆102Updated 2 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- A wishbone controlled scope for FPGA's☆83Updated last year