A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.
☆52Jan 31, 2022Updated 4 years ago
Alternatives and similar repositories for croyde-riscv
Users that are interested in croyde-riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- RISC-V Rocket on the Digilent Zybo Board☆21Aug 6, 2014Updated 11 years ago
- ☆19Aug 27, 2022Updated 3 years ago
- XCrypto: a cryptographic ISE for RISC-V☆93Jan 5, 2023Updated 3 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆615Jan 3, 2026Updated 6 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- an open source uvm verification platform for e200 (riscv)☆30May 5, 2018Updated 8 years ago
- Raccoon Signature Scheme -- Reference Code☆14Jul 12, 2023Updated 3 years ago
- ☆16Apr 21, 2019Updated 7 years ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 10 months ago
- RISC-V Matrix Specification☆26Dec 2, 2024Updated last year
- RISC-V Nox core☆72Jul 22, 2025Updated last year
- RISCV core RV32I/E.4 threads in a ring architecture☆34Jun 12, 2023Updated 3 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Updated this week
- ☆21Nov 18, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Updated this week
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated last year
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆109Nov 14, 2018Updated 7 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆28Updated this week
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Oct 18, 2021Updated 4 years ago
- 64-bit multicore Linux-capable RISC-V processor☆119Apr 28, 2025Updated last year
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆236Aug 25, 2020Updated 5 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆91Jul 29, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆121Jun 18, 2026Updated last month
- Featherweight RISC-V implementation☆53Jan 17, 2022Updated 4 years ago
- ☆30May 11, 2021Updated 5 years ago
- Enhanced 6502/65C02 Microprogrammed FPGA Processor Core (Verilog-2001)☆34Mar 15, 2022Updated 4 years ago
- RISC-V cryptography extensions standardisation work.☆414Mar 7, 2026Updated 4 months ago
- Parametric AXI4 crossbar in SystemVerilog☆238May 25, 2026Updated 2 months ago
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- ☆19Jan 25, 2021Updated 5 years ago
- Workspace Integration Tool☆23Nov 6, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆26Feb 26, 2024Updated 2 years ago
- ☆25Aug 9, 2022Updated 3 years ago
- BYU Pynq PR Video Pipeline Hardware☆13Oct 2, 2025Updated 9 months ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 6 years ago
- Embedded 32-bit RISC uProcessor with SDRAM Controller☆26Sep 2, 2021Updated 4 years ago
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆29Jul 23, 2024Updated 2 years ago
- Python bindings for coreir☆11Sep 13, 2023Updated 2 years ago