ben-marshall / croyde-riscvLinks
A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.
☆47Updated 3 years ago
Alternatives and similar repositories for croyde-riscv
Users that are interested in croyde-riscv are comparing it to the libraries listed below
Sorting:
- Platform Level Interrupt Controller☆43Updated last year
- DUTH RISC-V Superscalar Microprocessor☆31Updated 11 months ago
- General Purpose AXI Direct Memory Access☆59Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 7 months ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 8 months ago
- The memory model was leveraged from micron.☆24Updated 7 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆70Updated 9 months ago
- ☆29Updated last week
- DUTH RISC-V Microprocessor☆21Updated 10 months ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- RISC-V Nox core☆68Updated 2 months ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- ☆29Updated 5 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated last month
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆51Updated 11 months ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆15Updated last year
- 256-bit vector processor based on the RISC-V vector (V) extension☆30Updated 4 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆30Updated 3 months ago
- Common SystemVerilog RTL modules for RgGen☆13Updated last month
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆31Updated 3 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 4 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 2 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated this week