LiteX-based gateware for LimeSDR boards.
☆22Aug 7, 2026Updated last week
Alternatives and similar repositories for LimeSDR_GW
Users that are interested in LimeSDR_GW are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PCIe stack written in Amaranth.☆17Apr 27, 2026Updated 3 months ago
- Apache NuttX RTOS on FPGA☆16Feb 20, 2024Updated 2 years ago
- MurPhySDR is an open source software-defined radio platform based on the AD9364 transceiver IC.☆13Jul 9, 2024Updated 2 years ago
- LimeSDR Mini v2 gateware project☆25Nov 28, 2024Updated last year
- LiteX Accelerator Block for GNU Radio☆23Feb 6, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- LimeSDR XTRX gateware project.☆22Jan 20, 2026Updated 6 months ago
- Simple extension boards for Olimex GateMate FPGA Board☆20Jun 30, 2025Updated last year
- ☆61Aug 30, 2021Updated 4 years ago
- ☆20Mar 29, 2025Updated last year
- 360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams☆17Aug 13, 2018Updated 8 years ago
- Schoko Computer☆11Jun 7, 2023Updated 3 years ago
- LiteX development baseboards arround the SQRL Acorn.☆76Apr 22, 2026Updated 3 months ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- Some materials and sample source for RV32 OS projects.☆22May 31, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Quite OK image compression Verilog implementation☆24Nov 27, 2024Updated last year
- A low cost FPGA development board based on Lattice iCE40UP5k and Raspberry Pi RP2040.☆46Sep 12, 2022Updated 3 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆40Feb 18, 2024Updated 2 years ago
- ☆22Mar 5, 2022Updated 4 years ago
- Demonstration of the YoWASP toolchain being used with Visual Studio Code to program a Radiona ULX3S board☆11Jan 1, 2024Updated 2 years ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆19Jul 9, 2026Updated last month
- Python SDR Spectrum Analyzer and Signal Processor in text mode☆106May 3, 2026Updated 3 months ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆104Feb 17, 2023Updated 3 years ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Oct 13, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- There are many RISC V projects on iCE40. This one is mine.☆16Jun 25, 2020Updated 6 years ago
- A collection of SPI related cores☆22Nov 12, 2024Updated last year
- ☆20Jul 28, 2026Updated 3 weeks ago
- An Implementation of LoRa for EmComm (Emergency Communication) or (TacComm) Tactical Communication☆20Jul 23, 2025Updated last year
- ☆17Apr 7, 2022Updated 4 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 5 years ago
- LiteX LUNA USB stack integration☆14Jun 12, 2022Updated 4 years ago
- Project Peppercorn GateMate Test Cases☆17Feb 25, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Binary Decompilation of the Polo G40 Digifant-1 Controller☆12Oct 21, 2018Updated 7 years ago
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆106Updated this week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆122Jun 18, 2026Updated 2 months ago
- 360nosc0pe Yocto build environment☆13Aug 27, 2018Updated 7 years ago
- A RISC-V software platform, exposing Analogue Pocket capabilities in a simple way☆49Aug 9, 2024Updated 2 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28May 16, 2023Updated 3 years ago