LiteX-based gateware for LimeSDR boards.
☆21Jun 12, 2026Updated this week
Alternatives and similar repositories for LimeSDR_GW
Users that are interested in LimeSDR_GW are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MurPhySDR is an open source software-defined radio platform based on the AD9364 transceiver IC.☆14Jul 9, 2024Updated last year
- Apache NuttX RTOS on FPGA☆16Feb 20, 2024Updated 2 years ago
- LimeSDR Mini v2 gateware project☆25Nov 28, 2024Updated last year
- Simple extension boards for Olimex GateMate FPGA Board☆20Jun 30, 2025Updated 11 months ago
- An Implementation of LoRa for EmComm (Emergency Communication) or (TacComm) Tactical Communication☆20Jul 23, 2025Updated 10 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- LiteX Accelerator Block for GNU Radio☆24Feb 6, 2022Updated 4 years ago
- LimeSDR XTRX gateware project.☆22Jan 20, 2026Updated 4 months ago
- Oasis is a lightweight modular framework allowing to easily write, build and patch instrumentation modules for Bluetooth Low Energy (BLE)…☆21Dec 5, 2023Updated 2 years ago
- ☆20Mar 29, 2025Updated last year
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆40Feb 18, 2024Updated 2 years ago
- ☆61Aug 30, 2021Updated 4 years ago
- 360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams☆17Aug 13, 2018Updated 7 years ago
- Schoko Computer☆11Jun 7, 2023Updated 3 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆33Sep 1, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- Project Peppercorn GateMate Test Cases☆16Feb 25, 2026Updated 3 months ago
- ☆19May 20, 2026Updated 3 weeks ago
- Some materials and sample source for RV32 OS projects.☆22May 31, 2022Updated 4 years ago
- A low cost FPGA development board based on Lattice iCE40UP5k and Raspberry Pi RP2040.☆46Sep 12, 2022Updated 3 years ago
- ☆22Mar 5, 2022Updated 4 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆116May 27, 2026Updated 3 weeks ago
- Demonstration of the YoWASP toolchain being used with Visual Studio Code to program a Radiona ULX3S board☆11Jan 1, 2024Updated 2 years ago
- Quite OK image compression Verilog implementation☆23Nov 27, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆104Feb 17, 2023Updated 3 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆42May 9, 2026Updated last month
- LiteX based M2 SDR/RF FPGA board.☆216Jun 11, 2026Updated last week
- There are many RISC V projects on iCE40. This one is mine.☆16Jun 25, 2020Updated 5 years ago
- ☆17Apr 7, 2022Updated 4 years ago
- LiteX LUNA USB stack integration☆14Jun 12, 2022Updated 4 years ago
- A design automation framework to engineer decision diagrams yourself☆26Updated this week
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 4 years ago
- 360nosc0pe Yocto build environment☆13Aug 27, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- Updated FPGA source code and binaries for UHD B220 Clone with XC7A200T+AD9361☆47Jun 8, 2025Updated last year
- IEEE 802.16 OFDM-based transceiver system☆30Jul 21, 2019Updated 6 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- ☆15Oct 2, 2023Updated 2 years ago
- This repo will show how to build FFTW on Zynq☆18Jan 31, 2025Updated last year
- ☆116Jan 22, 2023Updated 3 years ago