Mr-Bossman / KISC-V
KISCV, a KISS principle riscv32i CPU
☆21Updated last month
Alternatives and similar repositories for KISC-V:
Users that are interested in KISC-V are comparing it to the libraries listed below
- ☆15Updated last year
- FLIX-V: FPGA, Linux and RISC-V☆41Updated last year
- Löwe FPGA Board☆12Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆37Updated 9 months ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated last year
- sump3 logic analyzer☆18Updated 2 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Updated 3 years ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- Master-thesis-final☆18Updated last year
- Collection of projects for various FPGA development boards☆43Updated 9 months ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆12Updated 4 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆65Updated 8 months ago
- Small footprint and configurable Inter-Chip communication cores☆55Updated last month
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆20Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆22Updated 4 months ago
- Ethernet MAC 10/100 Mbps☆25Updated 3 years ago
- ☆15Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆28Updated last year
- Full Speed USB DFU interface for FPGA and ASIC designs☆17Updated 11 months ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- ☆59Updated 3 years ago
- A pipelined RISC-V processor☆50Updated last year
- ☆19Updated 6 months ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago