Mr-Bossman / KISC-V
KISCV, a KISS principle riscv32i CPU
☆21Updated last week
Alternatives and similar repositories for KISC-V:
Users that are interested in KISC-V are comparing it to the libraries listed below
- FLIX-V: FPGA, Linux and RISC-V☆41Updated last year
- Reusable Verilog 2005 components for FPGA designs☆39Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆37Updated 8 months ago
- Löwe FPGA Board☆12Updated last year
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆64Updated 6 months ago
- ☆15Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆40Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last week
- A design for TinyTapeout☆15Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆20Updated 3 years ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆31Updated 8 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆77Updated 4 months ago
- A pipelined RISC-V processor☆48Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆20Updated 11 months ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆17Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆24Updated 3 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆28Updated last year
- Full Speed USB DFU interface for FPGA and ASIC designs☆17Updated 10 months ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- ☆15Updated 2 years ago
- Master-thesis-final☆18Updated last year
- Open source Logic Analyzer based on LiteX SoC☆24Updated 3 weeks ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Mini CPU design with JTAG UART support☆19Updated 3 years ago
- Repo that shows how to use the VexRiscv with OpenOCD and semihosting.☆24Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆28Updated this week
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- PicoRV☆44Updated 4 years ago