Mr-Bossman / KISC-VLinks
KISCV, a KISS principle riscv32i CPU
☆26Updated 11 months ago
Alternatives and similar repositories for KISC-V
Users that are interested in KISC-V are comparing it to the libraries listed below
Sorting:
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆109Updated this week
- FLIX-V: FPGA, Linux and RISC-V☆41Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 4 years ago
- ☆15Updated 7 months ago
- Reusable Verilog 2005 components for FPGA designs☆48Updated last week
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- ☆19Updated 7 months ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆31Updated 4 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 2 weeks ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- A Risc-V SoC for Tiny Tapeout☆43Updated 2 weeks ago
- Virtual Development Board☆64Updated 4 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- PicoRV☆43Updated 5 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 5 months ago
- Exploring gate level simulation☆59Updated 7 months ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆33Updated last year
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Updated 4 years ago
- ☆60Updated 4 years ago
- A SoC for DOOM☆19Updated 4 years ago
- FPGA250 aboard the eFabless Caravel☆32Updated 4 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 5 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆38Updated 11 months ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Updated last year
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Updated 8 months ago