MichaelBell / nanoVLinks
RISC-V RV32E core designed for minimal area
☆22Updated 11 months ago
Alternatives and similar repositories for nanoV
Users that are interested in nanoV are comparing it to the libraries listed below
Sorting:
- A Risc-V SoC for Tiny Tapeout☆40Updated 3 weeks ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 8 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆61Updated 2 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆101Updated 2 years ago
- RISC-V Playground on Nandland Go☆16Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- A SoC for DOOM☆19Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆47Updated 8 months ago
- Portable HyperRAM controller☆60Updated 10 months ago
- Example Verilog code for Ulx3s☆42Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆38Updated last year
- QQSPI Pmod-compatible 32MB PSRAM module☆15Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- simple wishbone client to read buttons and write leds☆19Updated last year
- Wishbone interconnect utilities☆42Updated 8 months ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- A complete HDMI transmitter implementation in VHDL☆22Updated 4 months ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- Doom classic port to lightweight RISC‑V☆98Updated 3 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆32Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- CologneChip GateMate FPGA Module: GMM-7550☆24Updated last week
- USB DFU bootloader gateware / firmware for FPGAs☆69Updated last year
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆31Updated 4 years ago
- ☆70Updated last year
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆32Updated last year