MichaelBell / nanoVLinks
RISC-V RV32E core designed for minimal area
☆18Updated 9 months ago
Alternatives and similar repositories for nanoV
Users that are interested in nanoV are comparing it to the libraries listed below
Sorting:
- A Risc-V SoC for Tiny Tapeout☆30Updated last week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆28Updated 6 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆59Updated 2 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Re-coded Gowin GW1N primitives for Verilator use☆18Updated 3 years ago
- simple wishbone client to read buttons and write leds☆18Updated last year
- RISC-V Playground on Nandland Go☆16Updated 2 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- A SoC for DOOM☆19Updated 4 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- Doom classic port to lightweight RISC‑V☆94Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 6 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆38Updated last year
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆47Updated last year
- QQSPI Pmod-compatible 32MB PSRAM module☆15Updated last year
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆100Updated 2 years ago
- Portable HyperRAM controller☆57Updated 8 months ago
- Master-thesis-final☆19Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆39Updated 3 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆19Updated last month
- ☆15Updated 3 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆53Updated 2 months ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆32Updated 8 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆30Updated 8 months ago