MichaelBell / nanoVLinks
RISC-V RV32E core designed for minimal area
☆16Updated 7 months ago
Alternatives and similar repositories for nanoV
Users that are interested in nanoV are comparing it to the libraries listed below
Sorting:
- A Risc-V SoC for Tiny Tapeout☆18Updated 3 months ago
- Reusable Verilog 2005 components for FPGA designs☆44Updated 4 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- A pipelined RISC-V processor☆57Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated 11 months ago
- A SoC for DOOM☆17Updated 4 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆30Updated 3 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- Wishbone interconnect utilities☆41Updated 4 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆94Updated last week
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 4 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆61Updated 3 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆32Updated 8 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆58Updated this week
- VGA-compatible text mode functionality☆17Updated 5 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 3 weeks ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆46Updated last year
- PicoRV☆44Updated 5 years ago