MichaelBell / nanoVLinks
RISC-V RV32E core designed for minimal area
☆23Updated last year
Alternatives and similar repositories for nanoV
Users that are interested in nanoV are comparing it to the libraries listed below
Sorting:
- A Risc-V SoC for Tiny Tapeout☆44Updated last month
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆35Updated 10 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆67Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated last month
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆46Updated 5 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆34Updated 2 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆15Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Portable HyperRAM controller☆62Updated last year
- A SoC for DOOM☆20Updated 4 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- ☆15Updated 8 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated this week
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Updated last week
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆42Updated last year
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Updated 2 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆82Updated 5 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- Re-coded Gowin GW1N primitives for Verilator use☆20Updated 3 years ago
- RISC-V Playground on Nandland Go☆16Updated 2 years ago
- Miscellaneous ULX3S examples (advanced)☆82Updated 6 months ago
- A complete HDMI transmitter implementation in VHDL☆21Updated 6 months ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆35Updated last month
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆111Updated last month
- simple wishbone client to read buttons and write leds☆19Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- ☆39Updated last year
- FPGA based microcomputer sandbox for software and RTL experimentation☆75Updated this week