MichaelBell / nanoVLinks
RISC-V RV32E core designed for minimal area
☆16Updated 7 months ago
Alternatives and similar repositories for nanoV
Users that are interested in nanoV are comparing it to the libraries listed below
Sorting:
- A Risc-V SoC for Tiny Tapeout☆19Updated 4 months ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- RISC-V Playground on Nandland Go☆16Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆45Updated 4 months ago
- ☆70Updated 10 months ago
- A SoC for DOOM☆17Updated 4 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆95Updated last month
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 2 weeks ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆98Updated last year
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- simple wishbone client to read buttons and write leds☆18Updated last year
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆32Updated 8 years ago
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆37Updated last year
- FPGA based microcomputer sandbox for software and RTL experimentation☆62Updated last week
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- Portable HyperRAM controller☆56Updated 7 months ago
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago
- HDMI core in Chisel HDL☆51Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆89Updated 6 years ago
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆42Updated 4 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated 2 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆30Updated 4 years ago
- A pipelined RISC-V processor☆57Updated last year
- QQSPI Pmod-compatible 32MB PSRAM module☆15Updated last year
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated last year