FPGAwars / FLIX-V
FLIX-V: FPGA, Linux and RISC-V
☆41Updated last year
Related projects ⓘ
Alternatives and complementary repositories for FLIX-V
- Demo board for TT4 and beyond☆19Updated last month
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆60Updated 5 months ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆25Updated 9 months ago
- Löwe FPGA Board☆12Updated last year
- sump3 logic analyzer☆17Updated 7 months ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆36Updated 6 months ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆27Updated 4 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆82Updated 6 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆40Updated last year
- Demo projects for various Kintex FPGA boards☆47Updated 5 months ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆30Updated 9 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆18Updated 9 months ago
- ☆43Updated last year
- Documenting the Lattice ECP5 bit-stream format.☆51Updated last year
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆40Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆48Updated this week
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆94Updated last year
- A pipelined RISC-V processor☆47Updated 11 months ago
- Another size-optimized RISC-V CPU for your consideration.☆47Updated this week
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆60Updated last month
- Experimental flows using nextpnr for Xilinx devices☆39Updated this week
- Tiny tips for Colorlight i5 FPGA board☆55Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆73Updated 2 months ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆74Updated last year
- Demo of hdmi on at 720p with VGA-compatible text mode and sound☆24Updated last year