FLIX-V: FPGA, Linux and RISC-V
☆42Nov 5, 2023Updated 2 years ago
Alternatives and similar repositories for FLIX-V
Users that are interested in FLIX-V are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- My repositories for Icestudio.☆13Jul 14, 2025Updated 8 months ago
- Icestudio collection with the blocks of the FPGA Jedi hardware Academy☆40Jun 28, 2024Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- Icestudio Collection to drive displays from Open Source FPGAs☆20Jun 28, 2024Updated last year
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Jul 10, 2024Updated last year
- Demo board for TT04 and beyond☆32Jan 12, 2026Updated 2 months ago
- Tiny programs from various sources, for testing softcores☆139Aug 14, 2025Updated 7 months ago
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- A Chisel implementation for an FPGA Pin Finder thru UART☆17Sep 24, 2024Updated last year
- Update IceStudio to support ColorLight 5A-75X, i5 and ICeSugar Pro FPGA boards☆51Jul 29, 2023Updated 2 years ago
- ☆61Aug 30, 2021Updated 4 years ago
- ☆21Dec 11, 2025Updated 3 months ago
- Material para la asignatura de Mecatrónica de la ETSIT de la URJC (Curso 2021-2022)☆22Dec 19, 2024Updated last year
- Linux capable RISC-V SoC designed to be readable and useful.☆159Dec 19, 2025Updated 3 months ago
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 7 years ago
- CRUVI Standard Specifications☆21May 6, 2024Updated last year
- Assembler for a 1 bit processor made around a ROM chip☆40Jan 21, 2024Updated 2 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆112Jul 20, 2024Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆112Feb 3, 2026Updated last month
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- Apache NuttX RTOS on FPGA☆15Feb 20, 2024Updated 2 years ago
- Vivado board files for the Kintex 7 HPC V2 FPGA board.☆25Jul 31, 2020Updated 5 years ago
- Z80 CPU for OpenFPGAs, with Icestudio☆90Jun 6, 2024Updated last year
- Kuchen Computer☆23Jun 26, 2024Updated last year
- ☆15May 17, 2025Updated 10 months ago
- fpga i2c rtc oled based clock with alarm supports buzzer☆16May 15, 2021Updated 4 years ago
- Proof of Concept to learn Amaranth as an entry effort for Supercon's RTL design competition☆10Nov 11, 2022Updated 3 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 2 years ago
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 4 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆225Feb 19, 2026Updated last month
- assorted library of utility cores for amaranth HDL☆103Sep 17, 2024Updated last year
- Kakao Linux☆39May 30, 2025Updated 9 months ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28May 16, 2023Updated 2 years ago
- ☆16Apr 24, 2025Updated 10 months ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆63Nov 5, 2021Updated 4 years ago
- BaseBoard design for QMTech Kintex 7 FPGA☆23Aug 24, 2022Updated 3 years ago