semify-eda / waveform-generatorLinks
Waveform Generator
☆11Updated 2 years ago
Alternatives and similar repositories for waveform-generator
Users that are interested in waveform-generator are comparing it to the libraries listed below
Sorting:
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- VexRiscV system with GDB-Server in Hardware☆21Updated last year
- Full Speed USB DFU interface for FPGA and ASIC designs☆19Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆59Updated last month
- Simplified environment for litex☆14Updated 4 years ago
- Dual RISC-V DISC with integrated eFPGA☆16Updated 3 years ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 6 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Board and connector definition files for nMigen☆30Updated 4 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- Program to scan for malicious FPGA designs.☆14Updated 4 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Updated 3 years ago
- JTAG Hardware Abstraction Library☆36Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- ☆14Updated last year
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆22Updated this week
- ☆16Updated 3 years ago
- LiteX LUNA USB stack integration☆14Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated 11 months ago
- ☆22Updated 3 years ago
- Ice40 open source HDMI examples on BlackIce II☆11Updated 3 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- a small simple slow serial FPGA core☆16Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 3 weeks ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr☆26Updated 5 years ago
- Open Source AES☆31Updated last year