semify-eda / waveform-generator
Waveform Generator
☆11Updated 2 years ago
Alternatives and similar repositories for waveform-generator
Users that are interested in waveform-generator are comparing it to the libraries listed below
Sorting:
- VS Code based debugger for hardware designs in Amaranth or Verilog☆38Updated 5 months ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆17Updated last year
- Small footprint and configurable Inter-Chip communication cores☆57Updated 3 weeks ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- Dual RISC-V DISC with integrated eFPGA☆16Updated 3 years ago
- ☆33Updated 2 years ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- Program to scan for malicious FPGA designs.☆14Updated 4 years ago
- Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr☆26Updated 4 years ago
- VexRiscV system with GDB-Server in Hardware☆20Updated last year
- Simplified environment for litex☆14Updated 4 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated 2 years ago
- ☆22Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- A small and simple rv32i core written in Verilog☆13Updated 2 years ago
- PCIe analyzer experiments☆52Updated 4 years ago
- Small footprint and configurable SPI core☆41Updated 3 weeks ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 2 months ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- An FPGA reverse engineering and documentation project☆44Updated this week
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 10 months ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- An FPGA/PCI Device Reference Platform☆28Updated 4 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated last month
- USB virtual model in C++ for Verilog☆30Updated 7 months ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆18Updated this week