semify-eda / waveform-generator
Waveform Generator
☆11Updated 2 years ago
Alternatives and similar repositories for waveform-generator:
Users that are interested in waveform-generator are comparing it to the libraries listed below
- Dual RISC-V DISC with integrated eFPGA☆16Updated 3 years ago
- USB virtual model in C++ for Verilog☆28Updated 3 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆23Updated 3 years ago
- ☆19Updated 3 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- Program to scan for malicious FPGA designs.☆13Updated 3 years ago
- IRSIM switch-level simulator for digital circuits☆31Updated 8 months ago
- ☆33Updated 2 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆15Updated 2 years ago
- Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr☆26Updated 4 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- ☆15Updated 2 years ago
- Industry standard I/O for Amaranth HDL☆27Updated 3 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆21Updated 3 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- PCIe analyzer experiments☆49Updated 4 years ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Updated 7 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last week
- Drop In USB CDC ACM core for iCE40 FPGA☆33Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- VexRiscV system with GDB-Server in Hardware☆20Updated last year
- Simplified environment for litex☆14Updated 4 years ago
- SRAM Design using OpenSource Applications☆16Updated 3 years ago
- LiteX LUNA USB stack integration☆14Updated 2 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆35Updated last month
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆64Updated 6 months ago