semify-eda / waveform-generatorLinks
Waveform Generator
☆11Updated 2 years ago
Alternatives and similar repositories for waveform-generator
Users that are interested in waveform-generator are comparing it to the libraries listed below
Sorting:
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Industry standard I/O for Amaranth HDL☆28Updated 7 months ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated 2 years ago
- USB virtual model in C++ for Verilog☆30Updated 7 months ago
- VexRiscV system with GDB-Server in Hardware☆21Updated last year
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆38Updated 6 months ago
- ☆33Updated 2 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Dual RISC-V DISC with integrated eFPGA☆16Updated 3 years ago
- Simplified environment for litex☆14Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- ☆16Updated 7 months ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Updated 7 years ago
- ☆50Updated 2 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆21Updated this week
- Full Speed USB DFU interface for FPGA and ASIC designs☆17Updated last year
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- sample VCD files☆37Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆26Updated 3 months ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆28Updated 6 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- understanding the tinyfpga bootloader☆24Updated 7 years ago