semify-eda / waveform-generator
Waveform Generator
☆11Updated 2 years ago
Alternatives and similar repositories for waveform-generator:
Users that are interested in waveform-generator are comparing it to the libraries listed below
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆38Updated 4 months ago
- ☆15Updated 3 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆24Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr☆26Updated 4 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Industry standard I/O for Amaranth HDL☆28Updated 6 months ago
- Simplified environment for litex☆14Updated 4 years ago
- VexRiscV system with GDB-Server in Hardware☆20Updated last year
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆18Updated this week
- Board and connector definition files for nMigen☆30Updated 4 years ago
- Dual RISC-V DISC with integrated eFPGA☆16Updated 3 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆17Updated last year
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 2 months ago
- USB virtual model in C++ for Verilog☆29Updated 6 months ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆42Updated 2 months ago
- Program to scan for malicious FPGA designs.☆14Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆54Updated last year
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Updated 3 years ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆28Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated last month
- ☆33Updated 2 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated last year
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago