Glacial - microcoded RISC-V core designed for low FPGA resource utilization
☆88Oct 29, 2019Updated 6 years ago
Alternatives and similar repositories for glacial
Users that are interested in glacial are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Small micro-coded RISC-V softcore☆15Nov 27, 2018Updated 7 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- Documenting Lattice's 28nm FPGA parts☆153Jul 19, 2026Updated 3 weeks ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- My pergola FPGA projects☆30Jun 23, 2021Updated 5 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆40Jan 11, 2026Updated 7 months ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 8 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Apr 30, 2023Updated 3 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆317May 25, 2023Updated 3 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆12Apr 5, 2018Updated 8 years ago
- SNES for MiSTer☆16Sep 5, 2025Updated 11 months ago
- Hardware definition language that compiles to Verilog☆106Sep 26, 2021Updated 4 years ago
- Fiber-based SystemVerilog Simulator.☆25Jul 29, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 6 years ago
- A recursive file-system digest (hash)☆12Apr 21, 2026Updated 3 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- Bootloader for Fomu☆105Dec 31, 2022Updated 3 years ago
- PicoRV☆45Feb 19, 2020Updated 6 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- A tiny Open POWER ISA softcore written in VHDL 2008☆723Updated this week
- A bit-serial CPU written in VHDL, with a simulator written in C.☆143Sep 1, 2024Updated last year
- MPSSE/JTAG impementation for the Raspberry Pi Pico☆15Mar 28, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A minimal LiteX SoC definition for the TinyFPGA BX☆14Jul 8, 2019Updated 7 years ago
- SERV - The SErial RISC-V CPU☆1,859Jul 10, 2026Updated last month
- A 32-bit RISC-V soft processor☆327Jan 26, 2026Updated 6 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- There are many RISC V projects on iCE40. This one is mine.☆16Jun 25, 2020Updated 6 years ago
- A low cost FPGA development board for absolute newbies☆18Jan 2, 2019Updated 7 years ago
- Hot Reconfiguration Technology demo☆42Aug 23, 2022Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆95Aug 10, 2018Updated 8 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆228Feb 19, 2026Updated 5 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Software, Firmware and documentation for the myStorm BlackIce-II board☆72Dec 29, 2020Updated 5 years ago
- an inverter drawn in magic with makefile to simulate☆27Jun 30, 2022Updated 4 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- Oberon RISC-V port, based on Samuel Falvo's RISC-V compiler and Peter de Wachter's Project Norebo. Part of an academic project to evaluat…☆79Jan 19, 2021Updated 5 years ago
- Verilog based simulation modell for 7 Series PLL☆17May 4, 2020Updated 6 years ago
- PCIe to .1 inch header breakout☆11Sep 14, 2020Updated 5 years ago
- ITS version 138 from 1967, for the PDP-6☆15Mar 10, 2024Updated 2 years ago