brouhaha / glacial
Glacial - microcoded RISC-V core designed for low FPGA resource utilization
☆83Updated 5 years ago
Alternatives and similar repositories for glacial:
Users that are interested in glacial are comparing it to the libraries listed below
- Documenting Lattice's 28nm FPGA parts☆142Updated last year
- A bit-serial CPU written in VHDL, with a simulator written in C.☆124Updated 5 months ago
- WIP 100BASE-TX PHY☆74Updated 2 months ago
- List of all links you can try with ULX3S☆97Updated 3 years ago
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 4 years ago
- Hardware definition language that compiles to Verilog☆106Updated 3 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆208Updated 10 months ago
- Example LED blinking project for your FPGA dev board of choice☆170Updated 2 months ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- The Zylin ZPU☆242Updated 9 years ago
- CoreScore☆143Updated 3 weeks ago
- ☆42Updated 4 years ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆41Updated 10 months ago
- Miscellaneous ULX3S examples (advanced)☆75Updated last month
- Experiments with Yosys cxxrtl backend☆47Updated last month
- ☆96Updated 3 years ago
- Hot Reconfiguration Technology demo☆39Updated 2 years ago
- Playground for VGA projects on Tiny Tapeout☆59Updated 2 weeks ago
- Example projects/code for the OrangeCrab☆106Updated 9 months ago
- Unofficial Yosys WebAssembly packages☆69Updated this week
- UPduino☆26Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- Exploring gate level simulation☆56Updated 2 years ago
- Betrusted embedded controller (UP5K)☆45Updated last year
- Board definitions for Amaranth HDL☆108Updated 2 weeks ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆88Updated 3 months ago
- Small footprint and configurable video cores (Deprecated)☆71Updated 3 years ago
- Logicbone ECP5 Development Board☆114Updated 4 years ago
- Pano Logic G2 Reverse Engineering Project☆140Updated 3 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆161Updated 11 months ago