brouhaha / glacial
Glacial - microcoded RISC-V core designed for low FPGA resource utilization
☆84Updated 5 years ago
Alternatives and similar repositories for glacial:
Users that are interested in glacial are comparing it to the libraries listed below
- Documenting Lattice's 28nm FPGA parts☆142Updated last year
- A bit-serial CPU written in VHDL, with a simulator written in C.☆124Updated 8 months ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆210Updated last year
- WIP 100BASE-TX PHY☆74Updated 5 months ago
- Exploring gate level simulation☆56Updated last week
- Hardware definition language that compiles to Verilog☆106Updated 3 years ago
- List of all links you can try with ULX3S☆99Updated 3 years ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 4 years ago
- Unofficial Yosys WebAssembly packages☆70Updated this week
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆38Updated last week
- J-Core J2/J32 5 stage pipeline CPU core☆52Updated 4 years ago
- CoreScore☆151Updated 3 months ago
- A 6800 CPU written in nMigen☆49Updated 3 years ago
- The Zylin ZPU☆243Updated 10 years ago
- Doom classic port to lightweight RISC‑V☆91Updated 2 years ago
- Example LED blinking project for your FPGA dev board of choice☆175Updated 2 months ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆135Updated 3 weeks ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆42Updated last year
- Experiments with Yosys cxxrtl backend☆48Updated 3 months ago
- Example projects/code for the OrangeCrab☆106Updated 11 months ago
- ☆96Updated 3 years ago
- Playground for VGA projects on Tiny Tapeout☆60Updated 2 months ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated this week
- Ultimate ECP5 development board☆106Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- A FPGA core for a simple SDRAM controller.☆118Updated 3 years ago
- Hot Reconfiguration Technology demo☆39Updated 2 years ago
- MR1 formally verified RISC-V CPU☆55Updated 6 years ago
- Documenting the Lattice ECP5 bit-stream format.☆54Updated last year