brouhaha / glacialLinks
Glacial - microcoded RISC-V core designed for low FPGA resource utilization
☆88Updated 6 years ago
Alternatives and similar repositories for glacial
Users that are interested in glacial are comparing it to the libraries listed below
Sorting:
- A bit-serial CPU written in VHDL, with a simulator written in C.☆136Updated last year
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆223Updated last year
- Documenting Lattice's 28nm FPGA parts☆148Updated 2 weeks ago
- Hardware definition language that compiles to Verilog☆106Updated 4 years ago
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 5 years ago
- ☆96Updated 4 years ago
- WIP 100BASE-TX PHY☆77Updated last year
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆54Updated 8 months ago
- The Zylin ZPU☆248Updated 10 years ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆47Updated last year
- Unofficial Yosys WebAssembly packages☆76Updated this week
- Example projects/code for the OrangeCrab☆108Updated last year
- i8080 precise replica in Verilog, based on reverse engineering of real die☆159Updated 6 years ago
- Hot Reconfiguration Technology demo☆42Updated 3 years ago
- Bootloader for Fomu☆105Updated 3 years ago
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆209Updated 4 years ago
- Exploring gate level simulation☆58Updated 9 months ago
- An attempt to recreate the RP2040 PIO in an FPGA☆309Updated last year
- ☆43Updated 5 years ago
- CoreScore☆172Updated 2 months ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆68Updated 9 months ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated last year
- List of all links you can try with ULX3S☆108Updated 4 years ago
- Experiments with Yosys cxxrtl backend☆50Updated last year
- J-Core J2/J32 5 stage pipeline CPU core☆61Updated 5 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Updated 3 years ago
- Pano Logic G2 Reverse Engineering Project☆146Updated 4 years ago
- Betrusted embedded controller (UP5K)☆49Updated 2 years ago
- Playground for VGA projects on Tiny Tapeout☆69Updated this week
- FPGA Odysseus with ULX3S☆69Updated 2 years ago