brouhaha / glacialLinks
Glacial - microcoded RISC-V core designed for low FPGA resource utilization
☆86Updated 5 years ago
Alternatives and similar repositories for glacial
Users that are interested in glacial are comparing it to the libraries listed below
Sorting:
- A bit-serial CPU written in VHDL, with a simulator written in C.☆128Updated 11 months ago
- Documenting Lattice's 28nm FPGA parts☆144Updated last year
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆221Updated last year
- ☆96Updated 4 years ago
- Hardware definition language that compiles to Verilog☆107Updated 3 years ago
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 4 years ago
- WIP 100BASE-TX PHY☆76Updated 8 months ago
- Unofficial Yosys WebAssembly packages☆71Updated this week
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆43Updated last year
- i8080 precise replica in Verilog, based on reverse engineering of real die☆157Updated 6 years ago
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆52Updated 2 months ago
- The Zylin ZPU☆245Updated 10 years ago
- List of all links you can try with ULX3S☆103Updated 3 years ago
- Exploring gate level simulation☆58Updated 3 months ago
- Betrusted main SoC design☆143Updated last month
- Bootloader for Fomu☆103Updated 2 years ago
- Example projects/code for the OrangeCrab☆108Updated last year
- Experiments with Yosys cxxrtl backend☆49Updated 7 months ago
- Playground for VGA projects on Tiny Tapeout☆63Updated last week
- Board definitions for Amaranth HDL☆118Updated 4 months ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated 9 months ago
- Hot Reconfiguration Technology demo☆40Updated 3 years ago
- A collection of tools for developing for Fomu☆82Updated 2 years ago
- CoreScore☆162Updated last week
- An attempt to recreate the RP2040 PIO in an FPGA☆302Updated last year
- A FPGA core for a simple SDRAM controller.☆119Updated 3 years ago
- Pano Logic G2 Reverse Engineering Project☆144Updated 4 years ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- A reimplementation of a tiny stack CPU☆85Updated last year
- Logicbone ECP5 Development Board☆117Updated 5 years ago