Glacial - microcoded RISC-V core designed for low FPGA resource utilization
☆88Oct 29, 2019Updated 6 years ago
Alternatives and similar repositories for glacial
Users that are interested in glacial are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Small micro-coded RISC-V softcore☆15Nov 27, 2018Updated 7 years ago
- Documenting Lattice's 28nm FPGA parts☆149Feb 26, 2026Updated 3 weeks ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Jan 11, 2026Updated 2 months ago
- Hardware definition language that compiles to Verilog☆106Sep 26, 2021Updated 4 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 2 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Apr 30, 2023Updated 2 years ago
- SNES for MiSTer☆16Sep 5, 2025Updated 6 months ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Apr 5, 2018Updated 7 years ago
- Fiber-based SystemVerilog Simulator.☆25Jul 29, 2022Updated 3 years ago
- PicoRV☆43Feb 19, 2020Updated 6 years ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆136Sep 1, 2024Updated last year
- A tiny Open POWER ISA softcore written in VHDL 2008☆712Mar 12, 2026Updated last week
- A recursive file-system digest (hash)☆13Apr 4, 2023Updated 2 years ago
- Bootloader for Fomu☆105Dec 31, 2022Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆112Feb 3, 2026Updated last month
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- SERV - The SErial RISC-V CPU☆1,766Feb 19, 2026Updated last month
- Oberon RISC-V port, based on Samuel Falvo's RISC-V compiler and Peter de Wachter's Project Norebo. Part of an academic project to evaluat…☆78Jan 19, 2021Updated 5 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆225Feb 19, 2026Updated last month
- Where Lions Roam: RISC-V on the VELDT☆265Dec 15, 2025Updated 3 months ago
- A 32-bit RISC-V soft processor☆322Jan 26, 2026Updated last month
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- A minimal LiteX SoC definition for the TinyFPGA BX☆14Jul 8, 2019Updated 6 years ago
- Low-cost ECP5 FPGA development board☆80Sep 1, 2020Updated 5 years ago
- There are many RISC V projects on iCE40. This one is mine.☆15Jun 25, 2020Updated 5 years ago
- An implementation of the Xerox IFS protocol suite☆12Oct 3, 2023Updated 2 years ago
- A low cost FPGA development board for absolute newbies☆18Jan 2, 2019Updated 7 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Aug 10, 2018Updated 7 years ago
- Hot Reconfiguration Technology demo☆42Aug 23, 2022Updated 3 years ago
- Symbolic execution for RISC-V machine code based on the formal LibRISCV ISA model☆55May 26, 2025Updated 9 months ago
- an inverter drawn in magic with makefile to simulate☆27Jun 30, 2022Updated 3 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆72Dec 29, 2020Updated 5 years ago
- A VHDL frontend for Yosys☆104Feb 27, 2017Updated 9 years ago