Glacial - microcoded RISC-V core designed for low FPGA resource utilization
☆88Oct 29, 2019Updated 6 years ago
Alternatives and similar repositories for glacial
Users that are interested in glacial are comparing it to the libraries listed below
Sorting:
- Small micro-coded RISC-V softcore☆15Nov 27, 2018Updated 7 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 7 years ago
- Documenting Lattice's 28nm FPGA parts☆148Updated this week
- It's a CP/M 2.2 Emulator for Win32/64 and Linux☆11May 11, 2024Updated last year
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Apr 5, 2018Updated 7 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆110Feb 3, 2026Updated last month
- A tiny Open POWER ISA softcore written in VHDL 2008☆711Feb 4, 2026Updated 3 weeks ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Apr 30, 2023Updated 2 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆136Sep 1, 2024Updated last year
- Low-cost ECP5 FPGA development board☆80Sep 1, 2020Updated 5 years ago
- 6502 microprocessor emulator; library and command line utility☆19Mar 18, 2023Updated 2 years ago
- There are many RISC V projects on iCE40. This one is mine.☆14Jun 25, 2020Updated 5 years ago
- Xerox Network Services (XNS) implemented in Java☆16May 10, 2024Updated last year
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Jan 11, 2026Updated last month
- Fiber-based SystemVerilog Simulator.☆25Jul 29, 2022Updated 3 years ago
- Oberon RISC-V port, based on Samuel Falvo's RISC-V compiler and Peter de Wachter's Project Norebo. Part of an academic project to evaluat…☆78Jan 19, 2021Updated 5 years ago
- Symbolic execution for RISC-V machine code based on the formal LibRISCV ISA model☆54May 26, 2025Updated 9 months ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆224Feb 19, 2026Updated last week
- Hardware definition language that compiles to Verilog☆106Sep 26, 2021Updated 4 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 2 years ago
- PicoRV☆43Feb 19, 2020Updated 6 years ago
- SERV - The SErial RISC-V CPU☆1,757Feb 19, 2026Updated last week
- Where Lions Roam: RISC-V on the VELDT☆265Dec 15, 2025Updated 2 months ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- Verilog based simulation modell for 7 Series PLL☆17May 4, 2020Updated 5 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- SNES for MiSTer☆16Sep 5, 2025Updated 5 months ago
- C88 is Homebrew CPU that has a ram that is only 8x8 Bits in size. It'll fit on a papilio one 500k which has enough pins for all the switc…☆18Jun 1, 2021Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Oct 24, 2023Updated 2 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago
- Hot Reconfiguration Technology demo☆42Aug 23, 2022Updated 3 years ago
- Supplemental code and data for the paper: Turning the spotlight on California’s (dirty) nighttime emissions☆10May 3, 2019Updated 6 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 5 years ago
- A low cost FPGA development board for absolute newbies☆18Jan 2, 2019Updated 7 years ago
- PCIe analyzer experiments☆67May 21, 2020Updated 5 years ago