Alternatives and similar repositories for glacial

Users that are interested in glacial are comparing it to the libraries listed below

• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆128Updated 11 months ago
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆143Updated last year
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆221Updated last year
• Forty-Bot / ethernet
  WIP 100BASE-TX PHY
  ☆76Updated 7 months ago
• nickmqb / wyre
  Hardware definition language that compiles to Verilog
  ☆106Updated 3 years ago
• AndresNavarro82 / vt52-fpga
  ☆96Updated 4 years ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆58Updated 3 months ago
• howerj / lfsr-vhdl
  An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one
  ☆52Updated last month
• zylin / zpu
  The Zylin ZPU
  ☆245Updated 10 years ago
• orangecrab-fpga / orangecrab-examples
  Example projects/code for the OrangeCrab
  ☆108Updated last year
• ulx3s / ulx3s-toolchain
  ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts
  ☆39Updated 4 years ago
• 1801BM1 / vm80a
  i8080 precise replica in Verilog, based on reverse engineering of real die
  ☆157Updated 6 years ago
• RobertBaruch / riscv-reboot
  ☆41Updated 4 years ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆71Updated this week
• mnemocron / my-discrete-fpga
  My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.
  ☆43Updated last year
• olofk / corescore
  CoreScore
  ☆159Updated 6 months ago
• TinyTapeout / vga-playground
  Playground for VGA projects on Tiny Tapeout
  ☆63Updated 5 months ago
• RadionaOrg / ulx3s-links
  List of all links you can try with ULX3S
  ☆101Updated 3 years ago
• betrusted-io / betrusted-ec
  Betrusted embedded controller (UP5K)
  ☆46Updated last year
• im-tomu / foboot
  Bootloader for Fomu
  ☆103Updated 2 years ago
• gregdavill / ecpprog
  Programmer for the Lattice ECP5 series, making use of FTDI based adaptors
  ☆91Updated 8 months ago
• gatecat / hrt
  Hot Reconfiguration Technology demo
  ☆40Updated 2 years ago
• tomverbeure / panologic-g2
  Pano Logic G2 Reverse Engineering Project
  ☆143Updated 4 years ago
• betrusted-io / betrusted-soc
  Betrusted main SoC design
  ☆143Updated last week
• amaranth-lang / amaranth-boards
  Board definitions for Amaranth HDL
  ☆117Updated 4 months ago
• regymm / pcie_7x
  PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers
  ☆49Updated 3 months ago
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆53Updated 4 years ago
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆49Updated 6 months ago
• lawrie / fpga_pio
  An attempt to recreate the RP2040 PIO in an FPGA
  ☆302Updated last year
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆113Updated 3 years ago