Alternatives and similar repositories for glacial

Users that are interested in glacial are comparing it to the libraries listed below

• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆143Updated last year
• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆127Updated 9 months ago
• ulx3s / ulx3s-toolchain
  ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts
  ☆39Updated 4 years ago
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆113Updated 3 years ago
• nickmqb / wyre
  Hardware definition language that compiles to Verilog
  ☆106Updated 3 years ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆219Updated last year
• orangecrab-fpga / orangecrab-examples
  Example projects/code for the OrangeCrab
  ☆106Updated last year
• amaranth-lang / amaranth-boards
  Board definitions for Amaranth HDL
  ☆117Updated 2 months ago
• RadionaOrg / ulx3s-links
  List of all links you can try with ULX3S
  ☆100Updated 3 years ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆58Updated 2 months ago
• Forty-Bot / ethernet
  WIP 100BASE-TX PHY
  ☆76Updated 6 months ago
• im-tomu / foboot
  Bootloader for Fomu
  ☆101Updated 2 years ago
• betrusted-io / betrusted-ec
  Betrusted embedded controller (UP5K)
  ☆45Updated last year
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆49Updated 5 months ago
• regymm / pcie_7x
  PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers
  ☆41Updated last month
• RobertBaruch / riscv-reboot
  ☆41Updated 4 years ago
• gatecat / TrellisBoard
  Ultimate ECP5 development board
  ☆109Updated 5 years ago
• olofk / corescore
  CoreScore
  ☆156Updated 4 months ago
• AndresNavarro82 / vt52-fpga
  ☆96Updated 4 years ago
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆138Updated 2 months ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆71Updated this week
• f4pga / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆54Updated 2 years ago
• oskirby / logicbone
  Logicbone ECP5 Development Board
  ☆117Updated 4 years ago
• gatecat / hrt
  Hot Reconfiguration Technology demo
  ☆40Updated 2 years ago
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆53Updated 4 years ago
• ulx3s / fpga-odysseus
  FPGA Odysseus with ULX3S
  ☆65Updated last year
• emard / ulx3s-misc
  Miscellaneous ULX3S examples (advanced)
  ☆78Updated this week
• RobertBaruch / n6800
  A 6800 CPU written in nMigen
  ☆49Updated 4 years ago
• howerj / lfsr-vhdl
  An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one
  ☆49Updated 2 weeks ago
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆177Updated 3 weeks ago