brouhaha / glacial
Glacial - microcoded RISC-V core designed for low FPGA resource utilization
☆82Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for glacial
- Documenting Lattice's 28nm FPGA parts☆143Updated 10 months ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆120Updated 2 months ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆204Updated 7 months ago
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 4 years ago
- CoreScore☆136Updated 2 months ago
- Exploring gate level simulation☆56Updated 2 years ago
- Hardware definition language that compiles to Verilog☆105Updated 3 years ago
- User-friendly explanation of Yosys options☆111Updated 3 years ago
- List of all links you can try with ULX3S☆93Updated 3 years ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆39Updated 7 months ago
- Documenting the Lattice ECP5 bit-stream format.☆51Updated last year
- Example projects/code for the OrangeCrab☆104Updated 6 months ago
- Experiments with Yosys cxxrtl backend☆47Updated 10 months ago
- Example LED blinking project for your FPGA dev board of choice☆165Updated 3 months ago
- Board definitions for Amaranth HDL☆108Updated last month
- Unofficial Yosys WebAssembly packages☆66Updated this week
- The Zylin ZPU☆239Updated 9 years ago
- WIP 100BASE-TX PHY☆71Updated last year
- Betrusted main SoC design☆138Updated 11 months ago
- Ultimate ECP5 development board☆102Updated 5 years ago
- ☆55Updated 2 years ago
- ☆42Updated 3 years ago
- 😎 A curated list of awesome RISC-V implementations☆130Updated last year
- Small footprint and configurable embedded FPGA logic analyzer☆170Updated last month
- ☆95Updated 3 years ago
- Betrusted embedded controller (UP5K)☆45Updated 10 months ago
- Project X-Ray Database: XC7 Series☆63Updated 2 years ago
- Virtual Development Board☆58Updated 2 years ago
- Playground for VGA projects on Tiny Tapeout☆56Updated last month
- Miscellaneous ULX3S examples (advanced)☆74Updated last year