brouhaha / glacial
Glacial - microcoded RISC-V core designed for low FPGA resource utilization
☆83Updated 5 years ago
Alternatives and similar repositories for glacial:
Users that are interested in glacial are comparing it to the libraries listed below
- Documenting Lattice's 28nm FPGA parts☆142Updated last year
- A bit-serial CPU written in VHDL, with a simulator written in C.☆125Updated 6 months ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆208Updated 10 months ago
- Hardware definition language that compiles to Verilog☆106Updated 3 years ago
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 4 years ago
- Unofficial Yosys WebAssembly packages☆69Updated this week
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- Playground for VGA projects on Tiny Tapeout☆60Updated last week
- ☆42Updated 4 years ago
- Board definitions for Amaranth HDL☆109Updated last month
- List of all links you can try with ULX3S☆97Updated 3 years ago
- WIP 100BASE-TX PHY☆74Updated 3 months ago
- MR1 formally verified RISC-V CPU☆54Updated 6 years ago
- Exploring gate level simulation☆56Updated 2 years ago
- ☆96Updated 3 years ago
- Experiments with Yosys cxxrtl backend☆47Updated last month
- CoreScore☆143Updated last month
- Logicbone ECP5 Development Board☆114Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆76Updated last week
- Example projects/code for the OrangeCrab☆106Updated 10 months ago
- Example LED blinking project for your FPGA dev board of choice☆171Updated 2 weeks ago
- Hot Reconfiguration Technology demo☆39Updated 2 years ago
- The Zylin ZPU☆242Updated 9 years ago
- Another size-optimized RISC-V CPU for your consideration.☆59Updated last week
- Small footprint and configurable embedded FPGA logic analyzer☆172Updated last month
- Betrusted embedded controller (UP5K)☆45Updated last year
- Documenting the Lattice ECP5 bit-stream format.☆54Updated last year
- Doom classic port to lightweight RISC‑V☆87Updated 2 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆67Updated last year
- i8080 precise replica in Verilog, based on reverse engineering of real die☆153Updated 5 years ago