[Moved to Codeberg] Another size-optimized RISC-V CPU for your consideration.
☆61May 10, 2026Updated 5 months ago
Alternatives and similar repositories for sentinel
Users that are interested in sentinel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Dec 21, 2023Updated 2 years ago
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- RISC-V Processor written in Amaranth HDL☆40Jan 21, 2022Updated 4 years ago
- Hot Reconfiguration Technology demo☆43Aug 23, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A configurable USB 2.0 device core☆31Jun 12, 2020Updated 6 years ago
- Awesome projects using the Amaranth HDL☆22Feb 6, 2025Updated last year
- System on Chip toolkit for Amaranth HDL☆104May 23, 2026Updated 5 months ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆119Jul 20, 2024Updated 2 years ago
- Smol 2-stage RISC-V processor in nMigen☆27May 6, 2021Updated 5 years ago
- FPGA mandelbrot accelerator via high speed/super speed USB☆14Apr 6, 2023Updated 3 years ago
- A 32-bit RISC-V soft processor☆329Jan 26, 2026Updated 9 months ago
- ☆24Jul 29, 2025Updated last year
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆34Aug 27, 2024Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆50Feb 26, 2023Updated 3 years ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- SNES for MiSTer☆17Sep 5, 2025Updated last year
- My pergola FPGA projects☆30Jun 23, 2021Updated 5 years ago
- USB2 core for LiteX☆12Sep 30, 2026Updated last month
- simple wishbone client to read buttons and write leds☆19Nov 30, 2023Updated 2 years ago
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 6 months ago
- Baremetal Backtracing on RISC-V☆16Jun 22, 2021Updated 5 years ago
- Yet Another Debug Transport☆31Jul 4, 2026Updated 3 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- buildroot fork from damien -- RV32 no MMU Linux. Run "make qemu_riscv32_nommu_virt_minimal_defconfig" then "make"☆27Apr 23, 2024Updated 2 years ago
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 7 months ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 3 years ago
- Running Rust on the (Linux) Litex VexRiscv FPGA SOC☆16Jun 3, 2025Updated last year
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆124Updated this week
- Playground for experimenting with and sharing short Amaranth programs on the web☆22Jul 16, 2026Updated 3 months ago
- RISC-V RV32E core designed for minimal area☆27Nov 17, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- VexRiscV system with GDB-Server in Hardware☆21Jul 5, 2023Updated 3 years ago
- assorted library of utility cores for amaranth HDL☆105Sep 17, 2024Updated 2 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆34Jul 15, 2021Updated 5 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- 16 bit RISC-V proof of concept☆28Jan 5, 2026Updated 9 months ago
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Oct 26, 2021Updated 5 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆36Oct 15, 2024Updated 2 years ago