cr1901 / sentinelLinks
Another size-optimized RISC-V CPU for your consideration.
☆58Updated last week
Alternatives and similar repositories for sentinel
Users that are interested in sentinel are comparing it to the libraries listed below
Sorting:
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆92Updated 10 months ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated 2 weeks ago
- An FPGA reverse engineering and documentation project☆53Updated last week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆106Updated this week
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated 10 months ago
- ☆43Updated 2 years ago
- Exploring gate level simulation☆58Updated 4 months ago
- User-friendly explanation of Yosys options☆114Updated 3 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 9 months ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆32Updated last year
- Miscellaneous ULX3S examples (advanced)☆78Updated 2 months ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 6 months ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated last year
- Full Speed USB DFU interface for FPGA and ASIC designs☆19Updated last year
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆101Updated 2 years ago
- ☆70Updated last year
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆53Updated 4 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆88Updated 2 months ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆32Updated last year
- Board definitions for Amaranth HDL☆118Updated 2 weeks ago
- Experimental flows using nextpnr for Xilinx devices☆49Updated 3 months ago
- Experiments with Yosys cxxrtl backend☆49Updated 7 months ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 3 months ago
- Use ECP5 JTAG port to interact with user design☆32Updated 4 years ago
- RISC-V out-of-order core for education and research purposes☆60Updated last month
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆53Updated 3 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago