cr1901 / sentinelLinks
Another size-optimized RISC-V CPU for your consideration.
☆58Updated last week
Alternatives and similar repositories for sentinel
Users that are interested in sentinel are comparing it to the libraries listed below
Sorting:
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆33Updated last year
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated last year
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Updated 2 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆35Updated last month
- Exploring gate level simulation☆59Updated 8 months ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 6 months ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆109Updated 3 weeks ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated 4 months ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆66Updated 8 months ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated last year
- System on Chip toolkit for Amaranth HDL☆97Updated last year
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆31Updated last week
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 6 months ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated 3 weeks ago
- An FPGA reverse engineering and documentation project☆63Updated 2 weeks ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆69Updated last year
- KiCad symbol library for sky130 and gf180mcu PDKs☆32Updated last year
- ☆47Updated 2 years ago
- Tiny tips for Colorlight i5 FPGA board☆62Updated 4 years ago
- Hot Reconfiguration Technology demo☆41Updated 3 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- Board definitions for Amaranth HDL☆122Updated 4 months ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆71Updated 2 years ago