cr1901 / sentinel
Another size-optimized RISC-V CPU for your consideration.
☆58Updated this week
Alternatives and similar repositories for sentinel:
Users that are interested in sentinel are comparing it to the libraries listed below
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- Experimental flows using nextpnr for Xilinx devices☆44Updated this week
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆38Updated 5 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆91Updated 8 months ago
- System on Chip toolkit for Amaranth HDL☆88Updated 6 months ago
- ☆41Updated 2 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆98Updated last year
- ☆69Updated 8 months ago
- An FPGA reverse engineering and documentation project☆43Updated this week
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 9 months ago
- Reusable Verilog 2005 components for FPGA designs☆42Updated 2 months ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆38Updated last week
- Miscellaneous ULX3S examples (advanced)☆77Updated 2 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆61Updated 3 weeks ago
- Industry standard I/O for Amaranth HDL☆28Updated 6 months ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆28Updated 2 weeks ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆29Updated 4 months ago
- Hot Reconfiguration Technology demo☆39Updated 2 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆29Updated 8 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 3 months ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆89Updated 5 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆72Updated 10 months ago
- Experiments with Yosys cxxrtl backend☆48Updated 3 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- sump3 logic analyzer☆19Updated last week
- Exploring gate level simulation☆56Updated last week
- USB DFU bootloader gateware / firmware for FPGAs☆65Updated 6 months ago