cr1901 / sentinel
Another size-optimized RISC-V CPU for your consideration.
☆58Updated 2 weeks ago
Alternatives and similar repositories for sentinel:
Users that are interested in sentinel are comparing it to the libraries listed below
- RISC-V Processor written in Amaranth HDL☆36Updated 3 years ago
- Miscellaneous ULX3S examples (advanced)☆75Updated last month
- VS Code based debugger for hardware designs in Amaranth or Verilog☆35Updated 2 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆87Updated 5 months ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 3 years ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆28Updated 5 months ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆95Updated last year
- System on Chip toolkit for Amaranth HDL☆86Updated 4 months ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 7 months ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Tiny tips for Colorlight i5 FPGA board☆56Updated 3 years ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆30Updated last year
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆96Updated 2 years ago
- Board definitions for Amaranth HDL☆108Updated 2 weeks ago
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆88Updated 3 months ago
- Experimental flows using nextpnr for Xilinx devices☆41Updated this week
- Hot Reconfiguration Technology demo☆39Updated 2 years ago
- sump3 logic analyzer☆18Updated 2 months ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated last year
- FPGA based microcomputer sandbox for software and RTL experimentation☆52Updated this week
- Exploring gate level simulation☆56Updated 2 years ago
- Utilities for working with a Wishbone bus in an embedded device☆40Updated last year
- Industry standard I/O for Amaranth HDL☆28Updated 4 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆65Updated 8 months ago
- ☆22Updated 2 years ago
- Dual-issue RV64IM processor for fun & learning☆57Updated last year
- An FPGA reverse engineering and documentation project☆36Updated last week