cr1901 / sentinelLinks
Another size-optimized RISC-V CPU for your consideration.
☆58Updated last week
Alternatives and similar repositories for sentinel
Users that are interested in sentinel are comparing it to the libraries listed below
Sorting:
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 11 months ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆32Updated last year
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆101Updated 2 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated 2 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆108Updated 2 months ago
- System on Chip toolkit for Amaranth HDL☆97Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆56Updated last month
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆90Updated last year
- Exploring gate level simulation☆58Updated 6 months ago
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆35Updated 10 months ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 5 months ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 4 months ago
- ☆46Updated 2 years ago
- Hot Reconfiguration Technology demo☆41Updated 3 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated last year
- An FPGA reverse engineering and documentation project☆58Updated last week
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- ☆71Updated last year
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆62Updated 6 months ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆27Updated this week
- Tiny tips for Colorlight i5 FPGA board☆58Updated 4 years ago
- Doom classic port to lightweight RISC‑V☆99Updated 3 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆69Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆92Updated 4 months ago
- Industry standard I/O for Amaranth HDL☆30Updated last year
- Board definitions for Amaranth HDL☆121Updated 2 months ago
- FLIX-V: FPGA, Linux and RISC-V☆41Updated 2 years ago