cr1901 / sentinel
Another size-optimized RISC-V CPU for your consideration.
☆59Updated 3 weeks ago
Alternatives and similar repositories for sentinel:
Users that are interested in sentinel are comparing it to the libraries listed below
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆89Updated 6 months ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆36Updated 3 months ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆95Updated last year
- System on Chip toolkit for Amaranth HDL☆86Updated 5 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆61Updated this week
- Experimental flows using nextpnr for Xilinx devices☆42Updated last week
- Miscellaneous ULX3S examples (advanced)☆77Updated 3 weeks ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆29Updated 7 months ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated last month
- ☆66Updated 7 months ago
- Exploring gate level simulation☆56Updated 2 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 8 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆69Updated 9 months ago
- Hot Reconfiguration Technology demo☆39Updated 2 years ago
- ☆22Updated 3 years ago
- Dual-issue RV64IM processor for fun & learning☆58Updated last year
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆89Updated 4 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆85Updated 6 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 2 months ago
- An FPGA reverse engineering and documentation project☆41Updated this week
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- Industry standard I/O for Amaranth HDL☆28Updated 5 months ago
- A pipelined RISC-V processor☆52Updated last year
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆53Updated this week
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆59Updated 3 years ago
- Tiny tips for Colorlight i5 FPGA board☆56Updated 4 years ago