Another size-optimized RISC-V CPU for your consideration.
☆60Mar 10, 2026Updated 2 weeks ago
Alternatives and similar repositories for sentinel
Users that are interested in sentinel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- RISC-V Processor written in Amaranth HDL☆39Jan 21, 2022Updated 4 years ago
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Dec 21, 2023Updated 2 years ago
- Hot Reconfiguration Technology demo☆42Aug 23, 2022Updated 3 years ago
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 4 years ago
- ☆22Jul 29, 2025Updated 7 months ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆112Jul 20, 2024Updated last year
- ☆49Feb 26, 2023Updated 3 years ago
- Awesome projects using the Amaranth HDL☆20Feb 6, 2025Updated last year
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆34Aug 27, 2024Updated last year
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- System on Chip toolkit for Amaranth HDL☆100Mar 3, 2026Updated 3 weeks ago
- buildroot fork from damien -- RV32 no MMU Linux. Run "make qemu_riscv32_nommu_virt_minimal_defconfig" then "make"☆26Apr 23, 2024Updated last year
- 16 bit RISC-V proof of concept☆25Jan 5, 2026Updated 2 months ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 2 years ago
- VexRiscV system with GDB-Server in Hardware☆21Jul 5, 2023Updated 2 years ago
- A RISC-V CPU implementation☆17Apr 9, 2020Updated 5 years ago
- OpenGL 1.x implementation for FPGAs☆115Mar 15, 2026Updated last week
- A Rust embedded HAL crate for LiteX cores☆31Jan 3, 2026Updated 2 months ago
- RISC-V RV32E core designed for minimal area☆26Nov 17, 2024Updated last year
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆14Jan 15, 2024Updated 2 years ago
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated last year
- Baremetal Backtracing on RISC-V☆16Jun 22, 2021Updated 4 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆33Jul 15, 2021Updated 4 years ago
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Oct 26, 2021Updated 4 years ago
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆89Aug 13, 2021Updated 4 years ago
- A 32-bit RISC-V soft processor☆322Jan 26, 2026Updated last month
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Jul 10, 2024Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆98Jun 6, 2020Updated 5 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- I want to learn [n]Migen.☆44Jan 26, 2020Updated 6 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆94Mar 12, 2026Updated last week