cr1901 / sentinelLinks
Another size-optimized RISC-V CPU for your consideration.
☆58Updated last week
Alternatives and similar repositories for sentinel
Users that are interested in sentinel are comparing it to the libraries listed below
Sorting:
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 7 months ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆91Updated 9 months ago
- Exploring gate level simulation☆58Updated 2 months ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆98Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆94Updated 3 weeks ago
- ☆70Updated 10 months ago
- An FPGA reverse engineering and documentation project☆48Updated 3 weeks ago
- Miscellaneous ULX3S examples (advanced)☆78Updated 2 weeks ago
- ☆41Updated 2 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆29Updated 10 months ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆45Updated 2 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆89Updated 6 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆85Updated 2 weeks ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆100Updated 2 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated 8 months ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆45Updated 4 months ago
- RISC-V out-of-order core for education and research purposes☆59Updated last week
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆43Updated last month
- ☆68Updated 2 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆68Updated 2 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated last year
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆44Updated last month
- Board definitions for Amaranth HDL☆117Updated 3 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last month
- PicoRV☆44Updated 5 years ago
- Experimental flows using nextpnr for Xilinx devices☆49Updated last month