Another size-optimized RISC-V CPU for your consideration.
☆59Feb 26, 2026Updated last week
Alternatives and similar repositories for sentinel
Users that are interested in sentinel are comparing it to the libraries listed below
Sorting:
- RISC-V Processor written in Amaranth HDL☆39Jan 21, 2022Updated 4 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 4 years ago
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Dec 21, 2023Updated 2 years ago
- Hot Reconfiguration Technology demo☆42Aug 23, 2022Updated 3 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆112Jul 20, 2024Updated last year
- ☆49Feb 26, 2023Updated 3 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆33Aug 27, 2024Updated last year
- Awesome projects using the Amaranth HDL☆19Feb 6, 2025Updated last year
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- ☆22Jul 29, 2025Updated 7 months ago
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Oct 26, 2021Updated 4 years ago
- System on Chip toolkit for Amaranth HDL☆100Feb 24, 2026Updated last week
- OpenGL 1.x implementation for FPGAs☆114Updated this week
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆14Jan 15, 2024Updated 2 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Jul 2, 2023Updated 2 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Jul 10, 2024Updated last year
- 16 bit RISC-V proof of concept☆25Jan 5, 2026Updated 2 months ago
- Baremetal Backtracing on RISC-V☆16Jun 22, 2021Updated 4 years ago
- RISC-V RV32E core designed for minimal area☆25Nov 17, 2024Updated last year
- buildroot fork from damien -- RV32 no MMU Linux. Run "make qemu_riscv32_nommu_virt_minimal_defconfig" then "make"☆26Apr 23, 2024Updated last year
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- ECP5 FPGA in an "S7 Mini" form factor☆89Aug 13, 2021Updated 4 years ago
- VexRiscV system with GDB-Server in Hardware☆21Jul 5, 2023Updated 2 years ago
- A Rust embedded HAL crate for LiteX cores☆31Jan 3, 2026Updated 2 months ago
- End-to-end synthesis and P&R toolchain☆94Feb 20, 2026Updated last week
- A RISC-V CPU implementation☆17Apr 9, 2020Updated 5 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆70Jan 30, 2026Updated last month
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆97Jun 6, 2020Updated 5 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆110Feb 3, 2026Updated last month
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- I want to learn [n]Migen.☆44Jan 26, 2020Updated 6 years ago