riscvarchive / riscv-wiki

Related projects: ⓘ

• riscvarchive / riscv-qemu
  QEMU with RISC-V (RV64G, RV32G) Emulation Support
  ☆385Updated 5 years ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆485Updated last week
• lowRISC / lowrisc-chip
  The root repo for lowRISC project and FPGA demos.
  ☆594Updated last year
• westerndigitalcorporation / swerv-ISS
  Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator
  ☆200Updated 3 years ago
• VectorBlox / orca
  ☆234Updated this week
• sifive / freedom-u-sdk
  Freedom U Software Development Kit (FUSDK)
  ☆271Updated last week
• westerndigitalcorporation / swerv_eh1
  A directory of Western Digital’s RISC-V SweRV Cores
  ☆854Updated 4 years ago
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆454Updated last week
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆392Updated 5 years ago
• sifive / freedom
  Source files for SiFive's Freedom platforms
  ☆1,107Updated 3 years ago
• riscv-collab / riscv-openocd
  Fork of OpenOCD that has RISC-V support
  ☆439Updated this week
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆619Updated 8 months ago
• riscvarchive / riscv-gcc
  ☆358Updated last year
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆810Updated last year
• openrisc / or1200
  OpenRISC 1200 implementation
  ☆157Updated 8 years ago
• riscvarchive / riscv-linux
  RISC-V Linux Port
  ☆608Updated 5 years ago
• sifive / freedom-e-sdk
  Open Source Software for Developing on the Freedom E Platform - Deprecated
  ☆581Updated 2 months ago
• riscvarchive / riscv-software-list
  The RISC-V software tools list, as seen on riscv.org
  ☆456Updated 3 years ago
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆821Updated 3 years ago
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆350Updated 11 months ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆581Updated last week
• riscv / riscv-ovpsim
  ☆98Updated this week
• sifive / sifive-blocks
  Common RTL blocks used in SiFive's projects
  ☆177Updated 2 years ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆926Updated 2 months ago
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆720Updated last month
• ridecore / ridecore
  RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.
  ☆313Updated 7 years ago
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆305Updated 2 years ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆203Updated 6 months ago
• f32c / f32c
  A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz
  ☆401Updated this week
• NetFPGA / netfpga
  NetFPGA 1G infrastructure and gateware
  ☆364Updated 5 years ago