☆246Nov 30, 2016Updated 9 years ago
Alternatives and similar repositories for riscv-wiki
Users that are interested in riscv-wiki are comparing it to the libraries listed below
Sorting:
- QEMU with RISC-V (RV64G, RV32G) Emulation Support☆388Apr 12, 2019Updated 6 years ago
- The root repo for lowRISC project and FPGA demos.☆602Aug 3, 2023Updated 2 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- Port of the Yocto Project to the RISC-V ISA☆60Jan 10, 2019Updated 7 years ago
- RISC-V Linux Port☆607Apr 12, 2019Updated 6 years ago
- RISC-V Frontend Server☆64Mar 31, 2019Updated 6 years ago
- ☆152Jan 23, 2020Updated 6 years ago
- Rocket Chip Generator☆3,705Feb 25, 2026Updated last week
- JavaScript RISC-V ISA Simulator. Boots linux in a web-browser.☆356Aug 25, 2020Updated 5 years ago
- ☆33Oct 4, 2017Updated 8 years ago
- RISC-V simulator for x86-64☆722Feb 5, 2022Updated 4 years ago
- An open-source microcontroller system based on RISC-V☆1,012Feb 6, 2024Updated 2 years ago
- ☆51Jan 9, 2026Updated 2 months ago
- RISC-V Specific Device Tree Documentation☆42Jul 9, 2024Updated last year
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆75Jun 18, 2020Updated 5 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆417Feb 20, 2026Updated 2 weeks ago
- RISC-V Tools (ISA Simulator and Tests)☆1,181Dec 22, 2022Updated 3 years ago
- Open source EDA chip design flow☆51Mar 15, 2017Updated 8 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- A port of FreeRTOS for the RISC-V ISA☆80Apr 22, 2019Updated 6 years ago
- PolarFire FPGA sample RISC-V designs☆14Oct 15, 2019Updated 6 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆220May 21, 2022Updated 3 years ago
- RISC-V CPU Core☆414Jun 24, 2025Updated 8 months ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Jul 10, 2016Updated 9 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆964Nov 15, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,048Feb 11, 2026Updated 3 weeks ago
- Yet Another RISC-V Implementation☆99Sep 21, 2024Updated last year
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Jan 23, 2020Updated 6 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,132Feb 26, 2026Updated last week
- AWS Shell for FireSim☆13Nov 13, 2024Updated last year
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆12Sep 7, 2018Updated 7 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated 10 months ago
- Mini RISC-V SOC☆12Nov 13, 2015Updated 10 years ago
- OpenRISC Conference Website☆16Aug 15, 2024Updated last year
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- Place and route tool for FPGAs☆424Jul 28, 2019Updated 6 years ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆202Dec 3, 2020Updated 5 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Nov 24, 2019Updated 6 years ago