☆33Oct 4, 2017Updated 8 years ago
Alternatives and similar repositories for rocket
Users that are interested in rocket are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Documentation for the BOOM processor☆47Mar 8, 2017Updated 9 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Multi-threaded 32-bit embedded core family.☆24Jul 9, 2012Updated 13 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA demo for Digilent NEXYS 4 board☆22Oct 2, 2019Updated 6 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- The root repo for lowRISC project and FPGA demos.☆600Aug 3, 2023Updated 2 years ago
- ☆19Dec 15, 2023Updated 2 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- RISC-V processor☆32May 26, 2022Updated 4 years ago
- CMod-S6 SoC☆45Jan 6, 2018Updated 8 years ago
- JavaScript RISC-V ISA Simulator. Boots linux in a web-browser.☆357Aug 25, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆10Nov 6, 2018Updated 7 years ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆23Nov 21, 2020Updated 5 years ago
- Reports on the licenses used by a Go package and its dependencies.☆11Jul 24, 2024Updated last year
- Getting started with rust on picosoc☆14Feb 27, 2023Updated 3 years ago
- educational microarchitectures for risc-v isa☆748Sep 1, 2025Updated 9 months ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 6 months ago
- ☆19Jul 2, 2020Updated 5 years ago
- ☆18Nov 4, 2024Updated last year
- Play your favorite ccg☆18Dec 30, 2012Updated 13 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Platform Level Interrupt Controller☆48May 10, 2024Updated 2 years ago
- A Rocket-based RISC-V superscalar in-order core☆40Mar 11, 2026Updated 2 months ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆38Jan 11, 2023Updated 3 years ago
- Magic VLSI Layout Tool☆21Oct 10, 2019Updated 6 years ago
- RISC-V Soft CPU Security Contest by Thales and Microchip Technology☆12Jul 29, 2019Updated 6 years ago
- A 32-bit RISC-V processor for mriscv project☆61Jul 17, 2017Updated 8 years ago
- Dockerized dev environment for the xv6 os☆10Jan 29, 2023Updated 3 years ago
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- RISC-V port to Parallella Board☆13Aug 22, 2016Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆246Nov 30, 2016Updated 9 years ago
- PolarFire FPGA sample RISC-V designs☆14Oct 15, 2019Updated 6 years ago
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆12Jun 3, 2025Updated last year
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14May 26, 2026Updated 2 weeks ago
- CVA6-platform is a multicore CVA6 with CV-MESH software and regression platform☆13Nov 12, 2023Updated 2 years ago
- Port of the Yocto Project to the RISC-V ISA☆60Jan 10, 2019Updated 7 years ago