☆36Oct 4, 2017Updated 8 years ago
Alternatives and similar repositories for rocket
Users that are interested in rocket are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆56Oct 2, 2019Updated 6 years ago
- Documentation for the BOOM processor☆47Mar 8, 2017Updated 9 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Aug 15, 2026Updated last month
- Multi-threaded 32-bit embedded core family.☆24Jul 9, 2012Updated 14 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- FPGA demo for Digilent NEXYS 4 board☆22Oct 2, 2019Updated 6 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 10 years ago
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 3 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- Common RTL blocks used in SiFive's projects☆194May 13, 2022Updated 4 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- ☆10Mar 8, 2025Updated last year
- CMod-S6 SoC☆46Jan 6, 2018Updated 8 years ago
- Yet Another RISC-V Implementation☆101Sep 21, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Source code for generating the C implementations of HAWK☆15Jul 4, 2025Updated last year
- RISC-V processor☆32May 26, 2022Updated 4 years ago
- JavaScript RISC-V ISA Simulator. Boots linux in a web-browser.☆360Aug 25, 2020Updated 6 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- ☆10Nov 6, 2018Updated 7 years ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆25Nov 21, 2020Updated 5 years ago
- High-Speed Hardware Architecture for Falcon Signature Generation Algorithm☆15Feb 27, 2025Updated last year
- educational microarchitectures for risc-v isa☆754Sep 1, 2025Updated last year
- A simple low-resource usage Kalman Filter using shared resources - in MyHDL☆10Oct 7, 2024Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 9 months ago
- Past Pixels Camp t-shirt challenges☆13Apr 1, 2019Updated 7 years ago
- Keras Implementation of the continuous control with actor-critic, a3c☆13Dec 3, 2017Updated 8 years ago
- Platform Level Interrupt Controller☆50May 10, 2024Updated 2 years ago
- gcc+newlib and gcc+glibc toolchains☆17Apr 12, 2019Updated 7 years ago
- ☆19Jul 2, 2020Updated 6 years ago
- ☆18Nov 4, 2024Updated last year
- ☆81Feb 27, 2024Updated 2 years ago
- Magic VLSI Layout Tool☆21Oct 10, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V Soft CPU Security Contest by Thales and Microchip Technology☆12Jul 29, 2019Updated 7 years ago
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- A 32-bit RISC-V processor for mriscv project☆63Jul 17, 2017Updated 9 years ago
- ☆245Nov 30, 2016Updated 9 years ago
- An implementation of RISC-V☆54Jul 14, 2026Updated 2 months ago
- PolarFire FPGA sample RISC-V designs☆14Oct 15, 2019Updated 6 years ago
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆12Jun 3, 2025Updated last year