☆33Oct 4, 2017Updated 8 years ago
Alternatives and similar repositories for rocket
Users that are interested in rocket are comparing it to the libraries listed below
Sorting:
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Oct 2, 2019Updated 6 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated 10 months ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- Yet Another RISC-V Implementation☆99Sep 21, 2024Updated last year
- Documentation for the BOOM processor☆47Mar 8, 2017Updated 8 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆22Nov 21, 2020Updated 5 years ago
- Magic VLSI Layout Tool☆21Oct 10, 2019Updated 6 years ago
- FPGA demo for Digilent NEXYS 4 board☆22Oct 2, 2019Updated 6 years ago
- ☆17Nov 4, 2024Updated last year
- ☆19Jul 2, 2020Updated 5 years ago
- Multi-threaded 32-bit embedded core family.☆24Jul 9, 2012Updated 13 years ago
- rv8 benchmark suite☆23Jul 30, 2020Updated 5 years ago
- ☆80Feb 27, 2024Updated 2 years ago
- The root repo for lowRISC project and FPGA demos.☆602Aug 3, 2023Updated 2 years ago
- ☆51Jan 9, 2026Updated last month
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Dec 16, 2022Updated 3 years ago
- ☆19Dec 15, 2023Updated 2 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated last year
- A 32-bit RISC-V processor for mriscv project☆60Jul 17, 2017Updated 8 years ago
- Custom kernel with activated all Exynos 7580 Octa cores for Samsung Galaxy A3 (2016)☆12Jun 27, 2017Updated 8 years ago
- EDA Playground -- The FREE IDE for SystemVerilog, Verilog, and VHDL☆67Updated this week
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month
- A Rocket-based RISC-V superscalar in-order core☆38Oct 5, 2025Updated 4 months ago
- ☆23Feb 23, 2016Updated 10 years ago
- ☆246Nov 30, 2016Updated 9 years ago
- RISC-V processor☆32May 26, 2022Updated 3 years ago
- Experimental setup of "Intel MPX explained"☆29Feb 4, 2020Updated 6 years ago
- educational microarchitectures for risc-v isa☆740Sep 1, 2025Updated 5 months ago
- An experimental blender-based rapid iterative visualization system☆36Oct 25, 2023Updated 2 years ago
- Port of the Yocto Project to the RISC-V ISA☆60Jan 10, 2019Updated 7 years ago
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 9 years ago
- Drivers for Netronome Flow Processor devices, including the NFP4xxx and NFP6xxx models.☆34Jun 23, 2025Updated 8 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆73Jul 19, 2024Updated last year
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 3 months ago
- Tests for example Rocket Custom Coprocessors☆75Feb 19, 2020Updated 6 years ago
- ☆39Dec 8, 2024Updated last year