☆33Oct 4, 2017Updated 8 years ago
Alternatives and similar repositories for rocket
Users that are interested in rocket are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Oct 2, 2019Updated 6 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Multi-threaded 32-bit embedded core family.☆24Jul 9, 2012Updated 13 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- FPGA demo for Digilent NEXYS 4 board☆22Oct 2, 2019Updated 6 years ago
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 2 years ago
- ☆19Dec 15, 2023Updated 2 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- ☆10Mar 8, 2025Updated last year
- RISC-V processor☆32May 26, 2022Updated 3 years ago
- CMod-S6 SoC☆45Jan 6, 2018Updated 8 years ago
- Yet Another RISC-V Implementation☆99Sep 21, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- JavaScript RISC-V ISA Simulator. Boots linux in a web-browser.☆357Aug 25, 2020Updated 5 years ago
- ☆10Nov 6, 2018Updated 7 years ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆22Nov 21, 2020Updated 5 years ago
- Getting started with rust on picosoc☆14Feb 27, 2023Updated 3 years ago
- educational microarchitectures for risc-v isa☆747Sep 1, 2025Updated 7 months ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 5 months ago
- A simple low-resource usage Kalman Filter using shared resources - in MyHDL☆10Oct 7, 2024Updated last year
- Past Pixels Camp t-shirt challenges☆13Apr 1, 2019Updated 7 years ago
- ☆19Jul 2, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Play your favorite ccg☆18Dec 30, 2012Updated 13 years ago
- Platform Level Interrupt Controller☆47May 10, 2024Updated last year
- A Rocket-based RISC-V superscalar in-order core☆38Mar 11, 2026Updated last month
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆38Jan 11, 2023Updated 3 years ago
- Magic VLSI Layout Tool☆21Oct 10, 2019Updated 6 years ago
- RISC-V Soft CPU Security Contest by Thales and Microchip Technology☆12Jul 29, 2019Updated 6 years ago
- ☆81Feb 27, 2024Updated 2 years ago
- A 32-bit RISC-V processor for mriscv project☆61Jul 17, 2017Updated 8 years ago
- ASIC Design of the openSPARC Floating Point Unit☆15Mar 13, 2017Updated 9 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- RISC-V port to Parallella Board☆13Aug 22, 2016Updated 9 years ago
- ☆246Nov 30, 2016Updated 9 years ago
- PolarFire FPGA sample RISC-V designs☆14Oct 15, 2019Updated 6 years ago
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆12Jun 3, 2025Updated 10 months ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- Experimental setup of "Intel MPX explained"☆29Feb 4, 2020Updated 6 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Jan 16, 2026Updated 3 months ago