lowRISC / rocketLinks
☆31Updated 7 years ago
Alternatives and similar repositories for rocket
Users that are interested in rocket are comparing it to the libraries listed below
Sorting:
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- OmniXtend cache coherence protocol☆82Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Yet Another RISC-V Implementation☆93Updated 8 months ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- ☆46Updated 3 weeks ago
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- OpenRISC processor IP core based on Tomasulo algorithm☆32Updated 3 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- A template for building new projects/platforms using the BOOM core.☆24Updated 6 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- ☆25Updated 3 months ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆101Updated 6 years ago
- Open Processor Architecture☆26Updated 9 years ago
- RISC-V Frontend Server☆63Updated 6 years ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Updated last year
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- A 32-bit RISC-V processor for mriscv project☆58Updated 7 years ago
- Platform Level Interrupt Controller☆40Updated last year
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- ☆63Updated 6 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆47Updated 4 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- HW Design Collateral for Caliptra RoT IP☆93Updated last week
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 5 years ago
- LatticeMico32 soft processor☆106Updated 10 years ago