☆22Apr 16, 2023Updated 2 years ago
Alternatives and similar repositories for DreamCoreV2
Users that are interested in DreamCoreV2 are comparing it to the libraries listed below
Sorting:
- ☆64Sep 23, 2022Updated 3 years ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆11Aug 24, 2024Updated last year
- ☆67Feb 26, 2026Updated last week
- HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.☆10Mar 8, 2024Updated last year
- ☆15Dec 15, 2022Updated 3 years ago
- Advanced Architecture Labs with CVA6☆78Jan 16, 2024Updated 2 years ago
- ☆10Jun 7, 2022Updated 3 years ago
- ☆19Oct 6, 2025Updated 4 months ago
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆28Feb 10, 2026Updated 3 weeks ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆17Sep 29, 2024Updated last year
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆26Mar 13, 2025Updated 11 months ago
- AXI协议规范中文翻译版☆170Jul 5, 2022Updated 3 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- ☆20Updated this week
- Lab assignments for the Agile Hardware Design course☆18Nov 14, 2025Updated 3 months ago
- ☆21May 26, 2025Updated 9 months ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Jul 4, 2023Updated 2 years ago
- RISC-V SST CPU Component☆24Jan 23, 2026Updated last month
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- Re-coded Xilinx primitives for Verilator use☆52Jun 24, 2025Updated 8 months ago
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 2 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last week
- ordspecsim: The Swarm architecture simulator☆24Feb 15, 2023Updated 3 years ago
- ☆22Nov 3, 2025Updated 4 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Nov 24, 2025Updated 3 months ago
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- RISC-V Matrix Specification☆23Dec 2, 2024Updated last year
- RISC-V模拟 器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆54Apr 11, 2020Updated 5 years ago
- Algorithmic C Machine Learning Library☆26Jan 6, 2026Updated last month
- A Heterogeneous GPU Platform for Chipyard SoC☆44Updated this week
- Recommended coding standard of Verilog and SystemVerilog.☆36Oct 21, 2021Updated 4 years ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆32Aug 9, 2024Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆34Updated this week
- A Toy-Purpose TPU Simulator☆22Jun 7, 2024Updated last year
- 国科大高等数字集成电路分析与设计课程2022fall☆31Dec 13, 2022Updated 3 years ago