Advanced Architecture Labs with CVA6
☆83Jan 16, 2024Updated 2 years ago
Alternatives and similar repositories for labs-with-cva6
Users that are interested in labs-with-cva6 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Examples of how to Generate Schematics from SystemVerilog Synthesis Tools☆23Dec 22, 2023Updated 2 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆219Sep 24, 2026Updated last month
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆22Sep 30, 2026Updated 3 weeks ago
- Pipelined 64-bit RISC-V core☆17Mar 7, 2024Updated 2 years ago
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 4 years ago
- ☆12Sep 18, 2024Updated 2 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆24Nov 24, 2025Updated 11 months ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆59Jun 1, 2026Updated 4 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆657Updated this week
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Updated this week
- Simple UVM environment for experimenting with Verilator.☆56Sep 9, 2026Updated last month
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆35Apr 13, 2025Updated last year
- ☆12Feb 22, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Sep 21, 2022Updated 4 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,177Updated this week
- ☆22Nov 3, 2025Updated 11 months ago
- CVA6-platform is a multicore CVA6 with CV-MESH software and regression platform☆16Nov 12, 2023Updated 2 years ago
- ☆68Aug 5, 2024Updated 2 years ago
- RISC-V Nox core☆72Jul 22, 2025Updated last year
- Custom 6502 Video Game Console☆14May 8, 2026Updated 5 months ago
- Synthesizable and Parameterized Cache Controller in Verilog☆49Jun 13, 2023Updated 3 years ago
- CV32E40X Design-Verification environment☆19Jun 2, 2026Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆36Nov 1, 2025Updated 11 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆139Jul 11, 2025Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆122Oct 16, 2026Updated last week
- ☆24Apr 16, 2023Updated 3 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated last year
- gem5 FS模式实验手册☆49Mar 8, 2023Updated 3 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆36May 17, 2026Updated 5 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆34Aug 28, 2023Updated 3 years ago
- ☆15Jul 28, 2026Updated 3 months ago
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 4 years ago
- SystemVerilog Tutorial☆246Sep 27, 2026Updated last month
- Ariane is a 6-stage RISC-V CPU☆166Dec 4, 2019Updated 6 years ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Jul 4, 2014Updated 12 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆21Dec 1, 2023Updated 2 years ago