sifferman / labs-with-cva6Links
Advanced Architecture Labs with CVA6
☆68Updated last year
Alternatives and similar repositories for labs-with-cva6
Users that are interested in labs-with-cva6 are comparing it to the libraries listed below
Sorting:
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- BlackParrot on Zynq☆48Updated 2 weeks ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆18Updated 8 months ago
- ☆56Updated 6 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆61Updated last year
- A Fast, Low-Overhead On-chip Network☆231Updated this week
- ☆37Updated 6 years ago
- A dynamic verification library for Chisel.☆156Updated 11 months ago
- Pure digital components of a UCIe controller☆73Updated 2 weeks ago
- Two Level Cache Controller implementation in Verilog HDL☆52Updated 5 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- matrix-coprocessor for RISC-V☆20Updated 6 months ago
- ☆99Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆176Updated last month
- General Purpose AXI Direct Memory Access☆60Updated last year
- CVA6 SDK containing RISC-V tools and Buildroot☆74Updated this week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆43Updated this week
- Unit tests generator for RVV 1.0☆92Updated 3 weeks ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated last year
- ☆23Updated 4 years ago
- SystemC training aimed at TLM.☆32Updated 5 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago