sifferman / labs-with-cva6Links
Advanced Architecture Labs with CVA6
☆65Updated last year
Alternatives and similar repositories for labs-with-cva6
Users that are interested in labs-with-cva6 are comparing it to the libraries listed below
Sorting:
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated this week
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- ☆52Updated 6 years ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆16Updated 6 months ago
- ☆34Updated 6 years ago
- Vector processor for RISC-V vector ISA☆126Updated 4 years ago
- ☆97Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆56Updated 10 months ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- A Fast, Low-Overhead On-chip Network☆221Updated 3 weeks ago
- BlackParrot on Zynq☆44Updated 5 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated last month
- DUTH RISC-V Superscalar Microprocessor☆31Updated 10 months ago
- ☆47Updated 4 months ago
- Two Level Cache Controller implementation in Verilog HDL☆52Updated 5 years ago
- Unit tests generator for RVV 1.0☆89Updated last week
- General Purpose AXI Direct Memory Access☆57Updated last year
- matrix-coprocessor for RISC-V☆19Updated 4 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Pure digital components of a UCIe controller☆67Updated last month
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆39Updated 2 weeks ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated last year
- SystemC training aimed at TLM.☆31Updated 5 years ago
- A verilog implementation for Network-on-Chip☆75Updated 7 years ago
- An almost empty chisel project as a starting point for hardware design☆32Updated 6 months ago
- ☆12Updated this week
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago