sifferman / labs-with-cva6Links
Advanced Architecture Labs with CVA6
☆68Updated last year
Alternatives and similar repositories for labs-with-cva6
Users that are interested in labs-with-cva6 are comparing it to the libraries listed below
Sorting:
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated last month
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 2 months ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆17Updated 7 months ago
- ☆54Updated 6 years ago
- Pure digital components of a UCIe controller☆71Updated 3 weeks ago
- BlackParrot on Zynq☆47Updated 6 months ago
- General Purpose AXI Direct Memory Access☆59Updated last year
- Vector processor for RISC-V vector ISA☆128Updated 4 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- A Fast, Low-Overhead On-chip Network☆228Updated this week
- HLS for Networks-on-Chip☆36Updated 4 years ago
- ☆36Updated 6 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆58Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆40Updated this week
- Two Level Cache Controller implementation in Verilog HDL☆52Updated 5 years ago
- matrix-coprocessor for RISC-V☆19Updated 5 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- ☆49Updated 5 months ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- ☆78Updated 10 years ago
- ☆97Updated 2 years ago
- Administrative repository for the Integrated Matrix Extension Task Group☆27Updated 2 months ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated last year
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- SystemC training aimed at TLM.☆32Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- ☆22Updated 2 years ago