zencove-thu / zencove-zoom
Highly configurable out-of-order MIPS32 processor, capable of booting Linux.
☆38Updated last year
Alternatives and similar repositories for zencove-zoom:
Users that are interested in zencove-zoom are comparing it to the libraries listed below
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆76Updated last year
- ☆33Updated last year
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆34Updated 3 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆47Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆47Updated 4 months ago
- ☆34Updated 5 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆42Updated 4 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆30Updated 11 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- ☆58Updated 2 months ago
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆35Updated 4 years ago
- ☆17Updated 7 months ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆128Updated 8 months ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆11Updated 11 months ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆38Updated 7 months ago
- 龙芯杯21个人赛作品☆34Updated 3 years ago
- ☆62Updated 7 months ago
- "aura" my super-scalar O3 cpu core☆24Updated 9 months ago
- ☆63Updated last month
- Introduction to Computer Systems (II), Spring 2021☆50Updated 3 years ago
- 2022龙芯杯个人赛三等奖作品☆13Updated last year
- CQU Dual Issue Machine☆35Updated 8 months ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- ☆22Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆49Updated 2 years ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆23Updated last year
- ☆65Updated 4 months ago
- ☆79Updated last month
- A 32-bit 5-stage RISC-V pipeline processor core with traps, S privilege mode, virtual memory, cache, branch prediction and TLB. Powered b…☆13Updated last year
- Pick your favorite language to verify your chip.☆40Updated last week