zencove-thu / zencove-zoomLinks
Highly configurable out-of-order MIPS32 processor, capable of booting Linux.
☆39Updated 2 years ago
Alternatives and similar repositories for zencove-zoom
Users that are interested in zencove-zoom are comparing it to the libraries listed below
Sorting:
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆81Updated last year
- ☆35Updated last year
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆36Updated 3 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 8 months ago
- ☆19Updated 11 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 3 months ago
- ☆67Updated 5 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆138Updated last year
- ☆74Updated 3 months ago
- Pick your favorite language to verify your chip.☆60Updated this week
- Introduction to Computer Systems (II), Spring 2021☆51Updated 4 years ago
- CQU Dual Issue Machine☆35Updated last year
- ☆27Updated 6 months ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆44Updated last year
- ☆22Updated 2 years ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆28Updated 11 months ago
- Modern co-simulation framework for RISC-V CPUs☆147Updated this week
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- ☆86Updated 3 months ago
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆39Updated 4 years ago
- 一生一芯的信息发布和内容网站☆132Updated last year
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆43Updated 4 years ago
- gem5 FS模式实验手册☆43Updated 2 years ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆18Updated 7 months ago
- ☆66Updated 11 months ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- ☆93Updated this week