zencove-thu / zencove-zoomView external linksLinks
Highly configurable out-of-order MIPS32 processor, capable of booting Linux.
☆40Jul 4, 2023Updated 2 years ago
Alternatives and similar repositories for zencove-zoom
Users that are interested in zencove-zoom are comparing it to the libraries listed below
Sorting:
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Aug 29, 2023Updated 2 years ago
- ☆35Aug 22, 2023Updated 2 years ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆32Aug 9, 2024Updated last year
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆37Jan 26, 2022Updated 4 years ago
- System-on-chip design for NOP in NSCSCC 2023.☆12Aug 21, 2023Updated 2 years ago
- ☆10Sep 23, 2025Updated 4 months ago
- ☆22Aug 11, 2024Updated last year
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Aug 20, 2022Updated 3 years ago
- A 32-bit 5-stage RISC-V pipeline processor core with traps, S privilege mode, virtual memory, cache, branch prediction and TLB. Powered b…☆16Feb 14, 2024Updated 2 years ago
- [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…☆23Apr 4, 2024Updated last year
- ☆22Apr 16, 2023Updated 2 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Jul 25, 2024Updated last year
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10May 15, 2021Updated 4 years ago
- A happy way for research!☆23Feb 11, 2023Updated 3 years ago
- Falcon: Fast OLTP Engine for Persistent Cache and Non-Volatile Memory☆11Nov 1, 2023Updated 2 years ago
- RISC-V instruction encoding/decoding☆13Mar 22, 2023Updated 2 years ago
- 2022龙芯杯个人赛三等奖作品☆14Oct 11, 2023Updated 2 years ago
- 第二届计图人工智能挑战赛，基于Jittor的草图风景图像生成大赛☆10Jan 28, 2023Updated 3 years ago
- 无刷电机驱动 程序+电路板 FOC for BLDC motor, code and PCB project☆14Jan 27, 2024Updated 2 years ago
- ☆15Feb 5, 2026Updated last week
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆28Mar 9, 2023Updated 2 years ago
- ☆145Aug 20, 2025Updated 5 months ago
- BUAA OS Lab "MOS" Open Source Repository | 北航操作系统课程 MOS 内核实验开源代码仓库☆30May 2, 2025Updated 9 months ago
- ☆33Mar 20, 2025Updated 10 months ago
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- A Bluespec SystemVerilog library of miscellaneous components☆18Apr 14, 2025Updated 10 months ago
- ARINC653 Multi-Partition Operating System Based On RISC-V, capable of running on SiFive HiFive Unmatched.☆28Jun 25, 2023Updated 2 years ago
- Documentation for XiangShan Design☆42Feb 3, 2026Updated 2 weeks ago
- ☆69Jun 30, 2025Updated 7 months ago
- The hardware implementation of Poseidon hash function in SpinalHDL☆21Jun 5, 2022Updated 3 years ago
- 功 能完善的企业资产管理系统，基于Java 、SSM、Spring Security、AdminLte开发☆18Jun 18, 2021Updated 4 years ago
- syn script for DC Compiler☆14May 15, 2022Updated 3 years ago
- Hardware Description Language Translator☆17Jan 27, 2026Updated 3 weeks ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆17Sep 29, 2024Updated last year
- A small Neural Network Processor for Edge devices.☆16Nov 22, 2022Updated 3 years ago
- An out-of-order processor that supports multiple instruction sets.☆21Aug 23, 2022Updated 3 years ago
- NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.☆606Jul 7, 2020Updated 5 years ago
- CQU Dual Issue Machine☆38Jun 23, 2024Updated last year
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆147Jun 23, 2024Updated last year