zencove-thu / zencove-zoomLinks
Highly configurable out-of-order MIPS32 processor, capable of booting Linux.
☆39Updated 2 years ago
Alternatives and similar repositories for zencove-zoom
Users that are interested in zencove-zoom are comparing it to the libraries listed below
Sorting:
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆82Updated 2 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 3 weeks ago
- ☆35Updated 2 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆37Updated 3 years ago
- ☆20Updated last year
- CQU Dual Issue Machine☆37Updated last year
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- Pick your favorite language to verify your chip.☆70Updated this week
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆67Updated 8 months ago
- Modern co-simulation framework for RISC-V CPUs☆158Updated this week
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 6 months ago
- ☆83Updated 6 months ago
- ☆104Updated last week
- Introduction to Computer Systems (II), Spring 2021☆52Updated 4 years ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆32Updated last year
- ☆74Updated 11 months ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Updated last year
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆143Updated last year
- ☆87Updated 3 weeks ago
- ☆67Updated last year
- Documentation for XiangShan Design☆35Updated last week
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆44Updated 5 years ago
- gem5 FS模式实验手册☆44Updated 2 years ago
- ☆22Updated 2 years ago
- A fork of Xiangshan for AI☆30Updated last week
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆40Updated 5 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last week
- A Study of the SiFive Inclusive L2 Cache☆67Updated last year