gmlayer0 / wiredLinks
Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.
☆28Updated last year
Alternatives and similar repositories for wired
Users that are interested in wired are comparing it to the libraries listed below
Sorting:
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆44Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 9 months ago
- CQU Dual Issue Machine☆37Updated last year
- ☆20Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Updated last year
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated 2 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- Documentation for XiangShan Design☆30Updated last month
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 4 months ago
- ☆35Updated 2 years ago
- ☆52Updated last week
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆117Updated 9 months ago
- ☆28Updated 7 months ago
- 第六届龙芯杯混元形意太极门战队作品☆18Updated 3 years ago
- ☆20Updated 2 months ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 4 months ago
- Pick your favorite language to verify your chip.☆64Updated last week
- 适用于龙芯杯团队赛入门选手的应急cache模块☆28Updated last year
- ☆78Updated 4 months ago
- 本项目已被合并至官方Chiplab中☆12Updated 7 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- VSH(SHell for Visualizing vcd file)项目为数字波形文件命令行查看器。☆23Updated this week
- Build mini linux for your own RISC-V emulator!☆21Updated 11 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆63Updated 3 years ago
- ☆67Updated 6 months ago
- Xiangshan deterministic workloads generator☆20Updated 3 months ago
- ☆66Updated last year
- ☆22Updated 2 years ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆22Updated 6 months ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year