Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.
☆32Aug 9, 2024Updated last year
Alternatives and similar repositories for wired
Users that are interested in wired are comparing it to the libraries listed below
Sorting:
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆46Jul 25, 2024Updated last year
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Aug 20, 2022Updated 3 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆84Aug 29, 2023Updated 2 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Jul 4, 2023Updated 2 years ago
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆121Oct 31, 2024Updated last year
- ☆35Aug 22, 2023Updated 2 years ago
- Unofficial LoongArch Intrinsics Guide☆69Mar 6, 2026Updated 2 weeks ago
- A classic five stage pipelined processor☆13Mar 13, 2024Updated 2 years ago
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10May 15, 2021Updated 4 years ago
- BUAA OS Lab "MOS" Open Source Repository | 北航操作系统课程 MOS 内核实验开源代码仓库☆50May 2, 2025Updated 10 months ago
- ☆16Updated this week
- ☆21May 26, 2025Updated 9 months ago
- 北京邮电大学校园网接入服务使用说明，a.k.a. nic.bupt.edu.cn 补完计划☆18Apr 13, 2022Updated 3 years ago
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 3 months ago
- 北航编译原理 2020 课设 / BUAA Compiler 2020 / Naive speedrun useless compiler☆14Oct 23, 2022Updated 3 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- CQU Dual Issue Machine☆39Jun 23, 2024Updated last year
- ☆17Jun 24, 2024Updated last year
- ARINC653 Multi-Partition Operating System Based On RISC-V, capable of running on SiFive HiFive Unmatched.☆28Jun 25, 2023Updated 2 years ago
- A Heterogeneous GPU Platform for Chipyard SoC☆44Updated this week
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Apr 13, 2025Updated 11 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 3 months ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆32Mar 13, 2024Updated 2 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated last year
- archlinux的loongarch64-bootstrap版本(为了可以迅速迭代跟进上游工具链，archlinux-loongarch64-bootstrap只滚动base-devel包组)，基础工具链源码取自上游开源社区最新状态的linux/gcc/glibc/bin…☆10Jun 8, 2022Updated 3 years ago
- 2022华为毕昇杯-喵喵队仰卧起坐-参赛作品☆17Dec 25, 2022Updated 3 years ago
- 第六届龙芯杯混元形意太极门战队作品☆18May 15, 2022Updated 3 years ago
- ☆17Jul 31, 2024Updated last year
- libLoL (LoongArch on LoongArch): Old-world ABI compatibility runtime☆41Mar 9, 2026Updated last week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- Computer System Project for Loongson FPGA Board in 2017☆54Jun 3, 2018Updated 7 years ago
- Loongarch Emulator☆19Mar 14, 2025Updated last year
- The fastest LoongArch sandbox☆60Jan 20, 2026Updated 2 months ago
- An out-of-order processor that supports multiple instruction sets.☆21Aug 23, 2022Updated 3 years ago
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆95Oct 17, 2025Updated 5 months ago
- 龙架构漂流板（1024 计划）/ Roaming Loongson (Project 1024)☆21Mar 2, 2026Updated 2 weeks ago
- ☆21Jan 17, 2026Updated 2 months ago