Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.
☆32Aug 9, 2024Updated last year
Alternatives and similar repositories for wired
Users that are interested in wired are comparing it to the libraries listed below
Sorting:
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Jul 25, 2024Updated last year
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Aug 20, 2022Updated 3 years ago
- BUAA OS Lab "MOS" Open Source Repository | 北航操作系统课程 MOS 内核实验开源代码仓库☆31May 2, 2025Updated 9 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Aug 29, 2023Updated 2 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Jul 4, 2023Updated 2 years ago
- ☆21May 26, 2025Updated 9 months ago
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 2 months ago
- ☆35Aug 22, 2023Updated 2 years ago
- A Heterogeneous GPU Platform for Chipyard SoC☆43Updated this week
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- ☆15Feb 5, 2026Updated 3 weeks ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- 北航编译原理 2020 课设 / BUAA Compiler 2020 / Naive speedrun useless compiler☆14Oct 23, 2022Updated 3 years ago
- archlinux的loongarch64-bootstrap版本(为了可以迅速迭代跟进上游工具链，archlinux-loongarch64-bootstrap只滚动base-devel包组)，基础工具链源码取自上游开源社区最新状态的linux/gcc/glibc/bin…☆10Jun 8, 2022Updated 3 years ago
- ARINC653 Multi-Partition Operating System Based On RISC-V, capable of running on SiFive HiFive Unmatched.☆28Jun 25, 2023Updated 2 years ago
- CQU Dual Issue Machine☆38Jun 23, 2024Updated last year
- 龙架构漂流板（1024 计划）/ Roaming Loongson (Project 1024)☆19Updated this week
- A small SoC with a pipeline 32-bit RISC-V CPU.☆66Jun 1, 2022Updated 3 years ago
- ☆17Jun 24, 2024Updated last year
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆26Mar 13, 2025Updated 11 months ago
- 第六届龙芯杯混元形意太极门战队作品☆18May 15, 2022Updated 3 years ago
- A classic five stage pipelined processor☆13Mar 13, 2024Updated last year
- 2022华为毕昇杯-喵喵队仰卧起坐-参赛作品☆17Dec 25, 2022Updated 3 years ago
- libLoL (LoongArch on LoongArch): Old-world ABI compatibility runtime☆41Nov 29, 2025Updated 3 months ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆94Oct 17, 2025Updated 4 months ago
- ☆21Jan 17, 2026Updated last month
- ☆22Apr 16, 2023Updated 2 years ago
- ☆16Jul 31, 2024Updated last year
- 北京邮电大学校园网接入服务使用说明，a.k.a. nic.bupt.edu.cn 补完计划☆18Apr 13, 2022Updated 3 years ago
- Loongarch Emulator☆19Mar 14, 2025Updated 11 months ago
- Examine and discover LoongArch instructions☆22Jul 11, 2025Updated 7 months ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- A fork of Xiangshan for AI☆36Feb 6, 2026Updated 3 weeks ago
- ☆67Updated this week
- A minimal user-space OSPF implementation on Linux based on Raw Sockets | BUAA 计网实验 套件三项目☆19Jul 5, 2023Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Nov 24, 2025Updated 3 months ago
- ☆52Jan 16, 2025Updated last year