gmlayer0 / wired
Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.
☆13Updated last month
Related projects: ⓘ
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆22Updated last month
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆43Updated 2 months ago
- CQU Dual Issue Machine☆31Updated 2 months ago
- ☆10Updated last month
- 第六届龙芯杯混元形意太极门战队作品☆16Updated 2 years ago
- ☆32Updated last year
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆34Updated last year
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Updated 2 years ago
- ☆21Updated last month
- 适用于龙芯杯团队赛入门选手的应急cache模块☆21Updated 6 months ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆33Updated 2 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆44Updated 9 months ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆97Updated 2 months ago
- 龙芯杯21个人赛作品☆35Updated 3 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆65Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆18Updated 6 months ago
- C Abstract Machine Interpreter☆10Updated 2 weeks ago
- ☆32Updated 5 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆25Updated 5 months ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆9Updated last year
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆15Updated 2 months ago
- ☆18Updated last year
- NSCSCC 2020 - Yet Another MIPS Processor☆14Updated 3 years ago
- "aura" my super-scalar O3 cpu core☆24Updated 3 months ago
- HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.☆9Updated 6 months ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆41Updated 4 years ago
- Basic chisel difftest environment for RTL design (WIP☆12Updated last month
- ☆19Updated last year
- ARINC653 Multi-Partition Operating System Based On RISC-V, capable of running on SiFive HiFive Unmatched.☆23Updated last year