Re-coded Xilinx primitives for Verilator use
☆52Jun 24, 2025Updated 9 months ago
Alternatives and similar repositories for verilator_xilinx
Users that are interested in verilator_xilinx are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆22Oct 18, 2020Updated 5 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- ☆22Apr 16, 2023Updated 2 years ago
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆13Sep 7, 2018Updated 7 years ago
- ☆15Dec 6, 2024Updated last year
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆23Mar 27, 2025Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated 2 months ago
- CLI for WaveDrom☆69Feb 22, 2024Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- Re-coded Gowin GW1N primitives for Verilator use☆21Aug 19, 2022Updated 3 years ago
- iDEA FPGA Soft Processor☆17Jun 9, 2016Updated 9 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆24Feb 24, 2026Updated last month
- general-cores☆21Jul 16, 2025Updated 8 months ago
- ☆29Dec 15, 2025Updated 3 months ago
- FPGA and Digital ASIC Build System☆81Mar 5, 2026Updated 3 weeks ago
- SVA examples and demonstration☆18Sep 8, 2020Updated 5 years ago
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 3 years ago
- Ruby Hardware Description Language☆15Mar 13, 2013Updated 13 years ago
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 3 months ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- A tool for modeling FSMs by VHDL or Verilog☆12Updated this week
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- ☆14Jan 19, 2024Updated 2 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 12 years ago
- Verilog Ethernet components for FPGA implementation☆23Jun 26, 2023Updated 2 years ago
- Sample rate conversion library☆16Feb 3, 2026Updated last month
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Diameter TCP to SCTP proxy☆13Feb 4, 2012Updated 14 years ago
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 5 years ago
- Qfsm is a graphical tool for designing finite state machine, written in C++ using the Qt library☆12Nov 19, 2018Updated 7 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆34Jan 2, 2024Updated 2 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆78Mar 13, 2026Updated last week
- ☆10Mar 19, 2015Updated 11 years ago