Re-coded Xilinx primitives for Verilator use
☆54Jun 24, 2025Updated last year
Alternatives and similar repositories for verilator_xilinx
Users that are interested in verilator_xilinx are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆22Oct 18, 2020Updated 5 years ago
- ☆24Apr 16, 2023Updated 3 years ago
- CV32E40X Design-Verification environment☆19Jun 2, 2026Updated 3 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆13Sep 7, 2018Updated 7 years ago
- CLI for WaveDrom☆68Feb 22, 2024Updated 2 years ago
- ☆14Mar 27, 2026Updated 5 months ago
- iDEA FPGA Soft Processor☆17Jun 9, 2016Updated 10 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- Re-coded Gowin GW1N primitives for Verilator use☆24Aug 19, 2022Updated 4 years ago
- general-cores☆21Jul 16, 2025Updated last year
- ☆23Feb 15, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SVA examples and demonstration☆18Sep 8, 2020Updated 5 years ago
- FPGA and Digital ASIC Build System☆86Updated this week
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 4 years ago
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 8 months ago
- Ruby Hardware Description Language☆15Mar 13, 2013Updated 13 years ago
- A tool for modeling FSMs by VHDL or Verilog☆14Updated this week
- Recommended coding standard of Verilog and SystemVerilog.☆36Oct 21, 2021Updated 4 years ago
- Sample rate conversion library☆15Apr 13, 2026Updated 4 months ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆35Jul 15, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆15Jun 1, 2017Updated 9 years ago
- ☆16Jan 19, 2024Updated 2 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 13 years ago
- Verilog Ethernet components for FPGA implementation☆26Jun 26, 2023Updated 3 years ago
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 6 years ago
- Qfsm is a graphical tool for designing finite state machine, written in C++ using the Qt library☆11Nov 19, 2018Updated 7 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆78Jul 14, 2026Updated last month
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Atari Jaguar netlists compiler☆21Nov 8, 2014Updated 11 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆10Mar 19, 2015Updated 11 years ago
- Utilities for Avalon Memory Map☆11Jun 16, 2026Updated 2 months ago
- ☆30Jul 25, 2026Updated last month
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 10 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- ☆41Aug 10, 2026Updated 3 weeks ago
- Diameter TCP to SCTP proxy☆13Feb 4, 2012Updated 14 years ago