Re-coded Xilinx primitives for Verilator use
☆52Jun 24, 2025Updated 8 months ago
Alternatives and similar repositories for verilator_xilinx
Users that are interested in verilator_xilinx are comparing it to the libraries listed below
Sorting:
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆22Oct 18, 2020Updated 5 years ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 7 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- ☆22Apr 16, 2023Updated 2 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆23Mar 27, 2025Updated 11 months ago
- general-cores☆21Jul 16, 2025Updated 7 months ago
- Re-coded Gowin GW1N primitives for Verilator use☆21Aug 19, 2022Updated 3 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- ☆21Feb 15, 2023Updated 3 years ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- ☆28Dec 15, 2025Updated 2 months ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated last month
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆11Oct 20, 2021Updated 4 years ago
- PNG encoder, implemented in VHDL☆23Mar 30, 2024Updated last year
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago
- Ruby Hardware Description Language☆15Mar 13, 2013Updated 12 years ago
- ☆15Dec 6, 2024Updated last year
- Soft-logic designs and HAL libraries for various subsystems found in Oxide hardware.☆18Feb 27, 2026Updated last week
- ☆38Jul 6, 2025Updated 8 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 12 years ago
- VHDL Library for implementing common DSP functionality.☆31Oct 5, 2018Updated 7 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆54Jun 11, 2023Updated 2 years ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Aug 16, 2021Updated 4 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆34Jan 2, 2024Updated 2 years ago
- ☆14Jan 19, 2024Updated 2 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- IP prototyping in FPGA hardware☆18Aug 28, 2018Updated 7 years ago
- The sources of the online SpinalHDL doc☆30Updated this week