Re-coded Xilinx primitives for Verilator use
☆56Jun 24, 2025Updated last year
Alternatives and similar repositories for verilator_xilinx
Users that are interested in verilator_xilinx are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆22Oct 18, 2020Updated 5 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- ☆24Apr 16, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- CV32E40X Design-Verification environment☆19Jun 2, 2026Updated 4 months ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆13Sep 7, 2018Updated 8 years ago
- CLI for WaveDrom☆68Feb 22, 2024Updated 2 years ago
- ☆14Mar 27, 2026Updated 6 months ago
- iDEA FPGA Soft Processor☆17Jun 9, 2016Updated 10 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- Re-coded Gowin GW1N primitives for Verilator use☆24Aug 19, 2022Updated 4 years ago
- general-cores☆21Jul 16, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SVA examples and demonstration☆18Sep 8, 2020Updated 6 years ago
- FPGA and Digital ASIC Build System☆87Oct 1, 2026Updated last week
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 4 years ago
- Ruby Hardware Description Language☆15Mar 13, 2013Updated 13 years ago
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 10 months ago
- A tool for modeling FSMs by VHDL or Verilog☆14Updated this week
- Recommended coding standard of Verilog and SystemVerilog.☆37Oct 21, 2021Updated 4 years ago
- Sample rate conversion library☆15Apr 13, 2026Updated 6 months ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆15Jun 1, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆16Jan 19, 2024Updated 2 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 13 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆36Jul 15, 2024Updated 2 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆19Aug 28, 2019Updated 7 years ago
- The RIFFA development repository (development fork)☆10Jun 11, 2024Updated 2 years ago
- Verilog Ethernet components for FPGA implementation☆26Jun 26, 2023Updated 3 years ago
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 6 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆78Jul 14, 2026Updated 3 months ago
- Qfsm is a graphical tool for designing finite state machine, written in C++ using the Qt library☆11Nov 19, 2018Updated 7 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆29Mar 27, 2025Updated last year
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Atari Jaguar netlists compiler☆21Nov 8, 2014Updated 11 years ago
- ☆10Mar 19, 2015Updated 11 years ago
- Utilities for Avalon Memory Map☆11Jun 16, 2026Updated 3 months ago
- ☆30Jul 25, 2026Updated 2 months ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 9 years ago