fredrequin / verilator_xilinxLinks
Re-coded Xilinx primitives for Verilator use
☆50Updated 2 months ago
Alternatives and similar repositories for verilator_xilinx
Users that are interested in verilator_xilinx are comparing it to the libraries listed below
Sorting:
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆139Updated last month
- ☆27Updated this week
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆44Updated 7 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 8 months ago
- SpinalHDL Hardware Math Library☆90Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆65Updated last year
- ☆97Updated last year
- Platform Level Interrupt Controller☆41Updated last year
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆75Updated last month
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated last month
- A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.☆98Updated 3 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated last week
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆80Updated 10 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆107Updated 4 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆117Updated last year
- Mathematical Functions in Verilog☆94Updated 4 years ago
- A SystemVerilog source file pickler.☆59Updated 10 months ago
- RISC-V Nox core☆68Updated last month
- A simple DDR3 memory controller☆59Updated 2 years ago
- General Purpose AXI Direct Memory Access☆58Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆77Updated 2 years ago
- SystemVerilog synthesis tool☆209Updated 5 months ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆113Updated last week
- For contributions of Chisel IP to the chisel community.☆65Updated 9 months ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆29Updated last year
- SystemVerilog frontend for Yosys☆153Updated last week
- RISC-V Verification Interface☆101Updated 2 months ago
- Introductory course into static timing analysis (STA).☆97Updated last month