Re-coded Xilinx primitives for Verilator use
☆53Jun 24, 2025Updated 9 months ago
Alternatives and similar repositories for verilator_xilinx
Users that are interested in verilator_xilinx are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆22Oct 18, 2020Updated 5 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- ☆22Apr 16, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated 2 years ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆13Sep 7, 2018Updated 7 years ago
- ☆15Mar 27, 2026Updated 2 weeks ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆26Mar 27, 2025Updated last year
- Project Peppercorn GateMate Test Cases☆15Feb 25, 2026Updated last month
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- Re-coded Gowin GW1N primitives for Verilator use☆23Aug 19, 2022Updated 3 years ago
- iDEA FPGA Soft Processor☆17Jun 9, 2016Updated 9 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆25Feb 24, 2026Updated last month
- general-cores☆21Jul 16, 2025Updated 9 months ago
- ☆29Dec 15, 2025Updated 4 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆37Jan 26, 2026Updated 2 months ago
- ☆23Feb 15, 2023Updated 3 years ago
- SVA examples and demonstration☆18Sep 8, 2020Updated 5 years ago
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 3 years ago
- Ruby Hardware Description Language☆15Mar 13, 2013Updated 13 years ago
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 4 months ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- A tool for modeling FSMs by VHDL or Verilog☆12Updated this week
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- ☆15Jan 19, 2024Updated 2 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 13 years ago
- Verilog Ethernet components for FPGA implementation☆23Jun 26, 2023Updated 2 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 5 years ago
- Diameter TCP to SCTP proxy☆13Feb 4, 2012Updated 14 years ago
- Qfsm is a graphical tool for designing finite state machine, written in C++ using the Qt library☆12Nov 19, 2018Updated 7 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- Atari Jaguar netlists compiler☆20Nov 8, 2014Updated 11 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆77Mar 13, 2026Updated last month