This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dual-emission architecture.
☆17Sep 29, 2024Updated last year
Alternatives and similar repositories for BOOMCore
Users that are interested in BOOMCore are comparing it to the libraries listed below
Sorting:
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆46Jul 25, 2024Updated last year
- ☆23Aug 11, 2024Updated last year
- ☆12Sep 18, 2024Updated last year
- The official website of One Student One Chip project.☆11Feb 5, 2026Updated last month
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆16Aug 18, 2022Updated 3 years ago
- RV64emu is a riscv64 emulator written in rust,can run linux !☆23Oct 5, 2024Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆51Dec 18, 2025Updated 3 months ago
- ☆14Oct 30, 2024Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 3 years ago
- C++ Code☆11Aug 13, 2019Updated 6 years ago
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆29Feb 10, 2026Updated last month
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆67Updated this week
- CQU Dual Issue Machine☆39Jun 23, 2024Updated last year
- Nix template for the chisel-based industrial designing flows.☆56Apr 23, 2025Updated 10 months ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆121Oct 31, 2024Updated last year
- Loongarch Emulator☆19Mar 14, 2025Updated last year
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆202Oct 14, 2024Updated last year
- ☆11Dec 23, 2025Updated 2 months ago
- ☆30Jan 23, 2025Updated last year
- Running ahead of memory latency - Part II project☆10Jan 7, 2023Updated 3 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Mar 8, 2026Updated last week
- ☆21Mar 18, 2022Updated 4 years ago
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- small and independent checkpoint☆12Nov 4, 2023Updated 2 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆84Aug 29, 2023Updated 2 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆26Jul 17, 2025Updated 8 months ago
- ☆22Apr 16, 2023Updated 2 years ago
- The Scala parser to parse riscv/riscv-opcodes generate☆25Jan 21, 2026Updated last month
- CPU敏捷开发框架（龙芯杯2024）☆26Sep 6, 2024Updated last year
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- Rewrite XuanTieC910 with chisel3☆12Jul 1, 2022Updated 3 years ago
- syn script for DC Compiler☆14May 15, 2022Updated 3 years ago
- Lab assignments for the Agile Hardware Design course☆18Nov 14, 2025Updated 4 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated 3 weeks ago
- ☆11Aug 2, 2023Updated 2 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago