Tanggling / BOOMCoreLinks
This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dual-emission architecture.
☆16Updated 8 months ago
Alternatives and similar repositories for BOOMCore
Users that are interested in BOOMCore are comparing it to the libraries listed below
Sorting:
- GPGPU-Sim 中文注释版代码,包含 GPGPU-Sim 模拟器的最新版代码,经过中文注释,以帮助中文用户更好地理解和使用该模拟器。☆16Updated 5 months ago
- 给NEMU移植Linux Kernel!☆18Updated this week
- Basic chisel difftest environment for RTL design (WIP☆18Updated 2 months ago
- ☆11Updated 3 months ago
- Xiangshan deterministic workloads generator☆19Updated 2 weeks ago
- ☆35Updated last year
- Documentation for XiangShan Design☆26Updated this week
- ☆19Updated 9 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆17Updated 5 months ago
- 本项目已被合并至官方Chiplab中☆12Updated 4 months ago
- ☆22Updated 2 years ago
- ☆26Updated 4 months ago
- 关于移植模型至gemmini的文档☆27Updated 3 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated last month
- This is an IDE for YSYX_NPC debuging☆12Updated 5 months ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 2 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 6 months ago
- ☆21Updated 2 months ago
- Pick your favorite language to verify your chip.☆49Updated last week
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆41Updated 10 months ago
- ☆41Updated 4 months ago
- gem5 FS模式实验手册☆37Updated 2 years ago
- Build mini linux for your own RISC-V emulator!☆21Updated 8 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated last week
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- SystemVerilog implemention of the TAGE branch predictor☆12Updated 4 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- 基于difftest改进的CPU敏捷开发框架(龙芯杯2024)☆16Updated 8 months ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year