This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dual-emission architecture.
☆17Sep 29, 2024Updated last year
Alternatives and similar repositories for BOOMCore
Users that are interested in BOOMCore are comparing it to the libraries listed below
Sorting:
- ☆22Aug 11, 2024Updated last year
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Jul 25, 2024Updated last year
- ☆35Aug 22, 2023Updated 2 years ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- ☆14Oct 30, 2024Updated last year
- ☆11Dec 23, 2025Updated 2 months ago
- ☆12Sep 18, 2024Updated last year
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆16Aug 18, 2022Updated 3 years ago
- ☆30Jan 23, 2025Updated last year
- The official website of One Student One Chip project.☆11Feb 5, 2026Updated 3 weeks ago
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆65Updated this week
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 3 years ago
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆28Feb 10, 2026Updated 2 weeks ago
- CQU Dual Issue Machine☆38Jun 23, 2024Updated last year
- RV64emu is a riscv64 emulator written in rust,can run linux !☆22Oct 5, 2024Updated last year
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- Lab assignments for the Agile Hardware Design course☆18Nov 14, 2025Updated 3 months ago
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 8 months ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Oct 31, 2024Updated last year
- ☆22Apr 16, 2023Updated 2 years ago
- The Scala parser to parse riscv/riscv-opcodes generate☆24Jan 21, 2026Updated last month
- Loongarch Emulator☆19Mar 14, 2025Updated 11 months ago
- CPU敏捷开发框架（龙芯杯2024）☆25Sep 6, 2024Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆199Oct 14, 2024Updated last year
- Nix template for the chisel-based industrial designing flows.☆52Apr 23, 2025Updated 10 months ago
- ☆21Mar 18, 2022Updated 3 years ago
- ☆19Dec 29, 2014Updated 11 years ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆25Jan 2, 2025Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆51Dec 18, 2025Updated 2 months ago
- Tiny simple things inside the kernel☆27Jun 12, 2025Updated 8 months ago
- RISCV C and Triton AI-Benchmark☆23Jan 28, 2026Updated last month
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Aug 29, 2023Updated 2 years ago
- A Heterogeneous GPU Platform for Chipyard SoC☆43Updated this week
- A Toy-Purpose TPU Simulator☆21Jun 7, 2024Updated last year
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Feb 16, 2026Updated last week
- 适用于龙芯杯团队赛入门选手的应急cache模块☆30Mar 13, 2024Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago