Tanggling / BOOMCoreLinks
This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dual-emission architecture.
☆16Updated 9 months ago
Alternatives and similar repositories for BOOMCore
Users that are interested in BOOMCore are comparing it to the libraries listed below
Sorting:
- 给NEMU移植Linux Kernel!☆18Updated last month
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆19Updated 6 months ago
- ☆11Updated 5 months ago
- Xiangshan deterministic workloads generator☆19Updated last month
- This is an IDE for YSYX_NPC debuging☆12Updated 7 months ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆18Updated 6 months ago
- gem5 FS模式实验手册☆43Updated 2 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 3 months ago
- Pick your favorite language to verify your chip.☆51Updated this week
- ☆24Updated 3 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- Basic chisel difftest environment for RTL design (WIP☆18Updated 4 months ago
- ☆22Updated 2 years ago
- CQU Dual Issue Machine☆35Updated last year
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 2 years ago
- ☆19Updated 11 months ago
- ☆27Updated 5 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆81Updated last year
- ☆39Updated this week
- ☆35Updated last year
- ☆15Updated last week
- ☆44Updated 5 months ago
- Build mini linux for your own RISC-V emulator!☆21Updated 10 months ago
- 本项目已被合并至官方Chiplab中☆12Updated 6 months ago
- 关于移植模型至gemmini的文档☆27Updated 3 years ago
- 第六届龙芯杯混元形意太极门战队作品☆18Updated 3 years ago
- A Study of the SiFive Inclusive L2 Cache☆65Updated last year
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- Documentation for XiangShan Design☆29Updated this week
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆32Updated last year