Giftwen / CourseDigitalICLinks
国科大高等数字集成电路分析与设计课程2022fall
☆26Updated 2 years ago
Alternatives and similar repositories for CourseDigitalIC
Users that are interested in CourseDigitalIC are comparing it to the libraries listed below
Sorting:
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 3 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆59Updated 5 months ago
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆190Updated 7 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆93Updated 3 years ago
- ☆71Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- ☆10Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- Verilog implementation of Softmax function☆67Updated 3 years ago
- ☆43Updated 4 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- ☆113Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- ☆33Updated 10 months ago
- syn script for DC Compiler☆13Updated 3 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆83Updated 6 months ago
- IC implementation of Systolic Array for TPU☆264Updated 9 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆93Updated 3 weeks ago
- Digital system design: Training lessons and exercise projects for students☆10Updated 2 years ago
- 3×3脉动阵列乘法器☆46Updated 5 years ago
- Collect some IC textbooks for learning.☆151Updated 3 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆54Updated last year
- verilog实现systolic array及配套IO☆9Updated 8 months ago
- Hardware accelerator for convolutional neural networks☆47Updated 3 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆157Updated last year
- FPGA/AES/LeNet/VGG16☆106Updated 6 years ago