FDUCSLG / Arch-2022Spring-FDU
☆10Updated 2 years ago
Alternatives and similar repositories for Arch-2022Spring-FDU:
Users that are interested in Arch-2022Spring-FDU are comparing it to the libraries listed below
- Introduction to Computer Systems (II), Spring 2021☆48Updated 3 years ago
- 计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代码合集☆16Updated 3 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆37Updated last year
- "aura" my super-scalar O3 cpu core☆24Updated 7 months ago
- The personal processor core of One Student One Chip project. It is a single-issue, five-stage pipelined sequential processor core based …☆23Updated 3 months ago
- ☆15Updated 5 months ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9☆26Updated 3 years ago
- 中国科学院大学高级计算机体系结构课程作业:使用OpenROAD-flow完成RTL到GDS全流程☆24Updated 4 years ago
- ☆21Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆47Updated 2 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆34Updated 2 years ago
- An almost empty chisel project as a starting point for hardware design☆30Updated last week
- 国科大一生一芯第二期: RISCV-64 五级流水线CPU☆16Updated 3 years ago
- CQU Dual Issue Machine☆35Updated 6 months ago
- Advanced Architecture Labs with CVA6☆54Updated last year
- ☆17Updated last year
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆122Updated 6 months ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆41Updated 4 years ago
- ☆32Updated last year
- ☆49Updated 3 weeks ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆10Updated 9 months ago
- Pick your favorite language to verify your chip.☆35Updated this week
- ☆22Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆71Updated last year
- ☆57Updated last month
- A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.☆19Updated 7 months ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆47Updated 5 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆49Updated 3 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆27Updated 9 months ago
- all kind of notes, I maybe sort this in the future☆10Updated last month