atfox272 / AXI4-InterconnectLinks
RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction.
☆14Updated 2 months ago
Alternatives and similar repositories for AXI4-Interconnect
Users that are interested in AXI4-Interconnect are comparing it to the libraries listed below
Sorting:
- ☆28Updated 4 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- ☆33Updated 6 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- ☆52Updated 2 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- ☆20Updated 2 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆19Updated 9 months ago
- ☆20Updated 5 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 4 years ago
- ☆21Updated 5 years ago
- ☆22Updated 2 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆49Updated 4 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆22Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last week
- Platform Level Interrupt Controller☆40Updated last year
- Advanced Architecture Labs with CVA6☆61Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- SoC Based on ARM Cortex-M3☆32Updated 2 weeks ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆11Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated this week
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆16Updated last year
- ☆29Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 months ago