RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction.
☆40Mar 13, 2025Updated last year
Alternatives and similar repositories for AXI4-Interconnect
Users that are interested in AXI4-Interconnect are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆35Jul 9, 2025Updated last year
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆45Aug 10, 2022Updated 4 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆13Jul 14, 2024Updated 2 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆20Aug 14, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- AXI4 to SRAM Interface☆13May 2, 2022Updated 4 years ago
- Verification of Ethernet Switch System Verilog☆12Oct 21, 2016Updated 10 years ago
- USB -> AXI Debug Bridge☆47Jun 5, 2021Updated 5 years ago
- System Verilog and Emulation. Written all the five channels.☆36Mar 9, 2017Updated 9 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- a hardware task scheduler design☆11Sep 14, 2022Updated 4 years ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆29Jun 30, 2025Updated last year
- UVM Testbench for a SRAM☆14Dec 18, 2020Updated 5 years ago
- Verification IP for APB protocol☆83Dec 18, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…☆17Dec 23, 2024Updated last year
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- AES☆16Oct 4, 2022Updated 4 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆13Sep 7, 2018Updated 8 years ago
- Accelerator for LLM Based on Chisel3☆15Jul 16, 2026Updated 3 months ago
- ☆28Sep 19, 2026Updated last month
- DMA core compatible with AHB3-Lite☆13Mar 30, 2019Updated 7 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆21Dec 1, 2023Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Oct 24, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Repository gathering basic modules for CDC purpose☆64Dec 31, 2019Updated 6 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 12 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆21Nov 27, 2025Updated 11 months ago
- Template for project1 TPU☆23May 1, 2021Updated 5 years ago
- A simple UVM example with DPI☆48Sep 1, 2026Updated 2 months ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆42Jan 12, 2016Updated 10 years ago
- Design a cache by using Verilog☆13Jan 12, 2017Updated 9 years ago
- Digital IC design and vlsi notes☆15Jun 24, 2020Updated 6 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Personal Project, Implementation of tinyNPU☆13Oct 14, 2024Updated 2 years ago
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 12 years ago
- Clock Data Recovery | 時鐘數據恢復☆12Aug 9, 2020Updated 6 years ago
- An Ethernet MAC conforming to IEEE 802.3☆24May 13, 2017Updated 9 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆42Oct 1, 2026Updated last month
- Löwe FPGA Board☆12Oct 12, 2023Updated 3 years ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆15Aug 21, 2023Updated 3 years ago