atfox272 / AXI4-InterconnectLinks
RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction.
☆16Updated 3 months ago
Alternatives and similar repositories for AXI4-Interconnect
Users that are interested in AXI4-Interconnect are comparing it to the libraries listed below
Sorting:
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- ☆34Updated 6 years ago
- Design and UVM-TB of RISC -V Microprocessor☆23Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago
- ☆20Updated 2 years ago
- ☆29Updated 4 years ago
- HYF's high quality verilog codes☆13Updated 6 months ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆12Updated 2 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- Advanced Architecture Labs with CVA6☆62Updated last year
- ☆21Updated 5 years ago
- A Verilog implementation of a processor cache.☆26Updated 7 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- SoC Based on ARM Cortex-M3☆32Updated last month
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆18Updated last month
- The memory model was leveraged from micron.☆22Updated 7 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- understanding of cocotb (In Chinese Only)☆17Updated 2 weeks ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆27Updated 3 years ago
- ☆20Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆41Updated 8 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- ☆55Updated 2 years ago