atfox272 / AXI4-InterconnectLinks
RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction.
☆19Updated 4 months ago
Alternatives and similar repositories for AXI4-Interconnect
Users that are interested in AXI4-Interconnect are comparing it to the libraries listed below
Sorting:
- ☆34Updated 6 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- ☆20Updated 2 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆44Updated last year
- A verilog implementation for Network-on-Chip☆75Updated 7 years ago
- ☆29Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆58Updated 2 weeks ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- ☆59Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆40Updated 2 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- AXI Interconnect☆51Updated 3 years ago
- Xilinx AXI VIP example of use☆41Updated 4 years ago
- ☆52Updated 6 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19Updated 7 years ago
- HYF's high quality verilog codes☆14Updated 7 months ago
- SoC Based on ARM Cortex-M3☆32Updated 2 months ago
- Advanced Architecture Labs with CVA6☆65Updated last year
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- Design and UVM-TB of RISC -V Microprocessor☆23Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 2 months ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 7 months ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆23Updated last year
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例,并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆25Updated 2 years ago
- CORE-V MCU UVM Environment and Test Bench☆21Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated 2 weeks ago