☆67Sep 23, 2022Updated 4 years ago
Alternatives and similar repositories for DreamCore
Users that are interested in DreamCore are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆24Apr 16, 2023Updated 3 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆130Aug 29, 2022Updated 4 years ago
- ☆22May 10, 2022Updated 4 years ago
- AXI协议规范中文翻译版☆196Jul 5, 2022Updated 4 years ago
- 我的一生一芯项目☆16Dec 14, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This is DreamOS C Version by lizhirui since 2021-05-18☆10Aug 23, 2021Updated 5 years ago
- ☆25Mar 19, 2022Updated 4 years ago
- ☆99Oct 5, 2026Updated last week
- HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.☆10Mar 8, 2024Updated 2 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆37Mar 13, 2025Updated last year
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆41Jul 4, 2023Updated 3 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆54Mar 31, 2026Updated 6 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago
- Architect's workbench☆11May 5, 2016Updated 10 years ago
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆126Sep 19, 2024Updated 2 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆58Mar 30, 2026Updated 6 months ago
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Dec 25, 2020Updated 5 years ago
- 国科大高等数字集成电路分析与设计课程2022fall☆31Dec 13, 2022Updated 3 years ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆125Oct 31, 2024Updated last year
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Tcore是我在暑假参与清华陈渝教授带领的summer school时和同来参与研修的东南大学李可然同学决定一起做的在一个基于Rcore衍生项目，终极目标是一起做出一个基于Riscv的Cpu并且开发一个可以移植到该Cpu上完整的操作系统，将操作系统继续钻研下去☆14Oct 23, 2019Updated 6 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆28Dec 17, 2022Updated 3 years ago
- rewrite subset of linux 2.6 by OOP, C++ advanced topics☆10Jul 22, 2021Updated 5 years ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆15Mar 29, 2025Updated last year
- Course website for Advanced Operating Systems☆12Apr 8, 2022Updated 4 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 15 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆151Jun 23, 2024Updated 2 years ago
- ☆62Feb 18, 2019Updated 7 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆72May 8, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆100Aug 29, 2023Updated 3 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆31Mar 9, 2023Updated 3 years ago
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 5 years ago
- Vijos: Vijos Isn't Just an Operating System☆10May 31, 2020Updated 6 years ago
- A 3d printed case design for Lichee Pi 4A☆12May 13, 2023Updated 3 years ago
- ☆15Apr 28, 2026Updated 5 months ago