lizhirui / DreamCoreLinks
☆64Updated 2 years ago
Alternatives and similar repositories for DreamCore
Users that are interested in DreamCore are comparing it to the libraries listed below
Sorting:
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆121Updated 2 years ago
- ☆86Updated last month
- AXI协议规范中文翻译版☆152Updated 2 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆60Updated 3 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- ☆163Updated last month
- An AXI4 crossbar implementation in SystemVerilog☆157Updated last week
- ☆72Updated 2 months ago
- ☆42Updated 3 years ago
- AXI总线连接器☆98Updated 5 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- ☆68Updated 4 months ago
- FFT generator using Chisel☆60Updated 3 years ago
- AMBA bus generator including AXI, AHB, and APB☆102Updated 3 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆138Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- Vector processor for RISC-V vector ISA☆121Updated 4 years ago
- CPU Design Based on RISCV ISA☆113Updated last year
- ☆36Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- Some useful documents of Synopsys☆75Updated 3 years ago
- AXI DMA 32 / 64 bits☆113Updated 10 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆116Updated 12 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆75Updated 7 years ago
- ☆65Updated 9 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆102Updated 4 months ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆123Updated last year