lizhirui / DreamCoreLinks
☆64Updated 3 years ago
Alternatives and similar repositories for DreamCore
Users that are interested in DreamCore are comparing it to the libraries listed below
Sorting:
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆124Updated 3 years ago
- ☆88Updated 3 weeks ago
- AXI协议规范中文翻译版☆164Updated 3 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- ☆83Updated 6 months ago
- An AXI4 crossbar implementation in SystemVerilog☆176Updated last month
- ☆67Updated 8 months ago
- ☆44Updated 3 years ago
- ☆198Updated 4 months ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 3 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆141Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- ☆22Updated 2 years ago
- ☆30Updated 2 months ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆116Updated 8 months ago
- Various caches written in Verilog-HDL☆126Updated 10 years ago
- ☆18Updated 2 years ago
- AXI总线连接器☆104Updated 5 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆52Updated 2 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆43Updated last year
- Wrapper for Rocket-Chip on FPGAs☆137Updated 3 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆112Updated 3 years ago
- ☆37Updated 6 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated last year
- ☆56Updated 6 years ago
- Verilog Configurable Cache☆184Updated 2 weeks ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago