lizhirui / DreamCoreLinks
☆64Updated 2 years ago
Alternatives and similar repositories for DreamCore
Users that are interested in DreamCore are comparing it to the libraries listed below
Sorting:
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆120Updated 2 years ago
- ☆86Updated last month
- AXI协议规范中文翻译版☆150Updated 2 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆154Updated 3 weeks ago
- AXI总线连接器☆97Updated 5 years ago
- ☆158Updated last month
- a training-target implementation of rv32im, designed to be simple and easy to understand☆59Updated 3 years ago
- SDRAM controller with AXI4 interface☆93Updated 5 years ago
- ☆64Updated last month
- ☆64Updated 9 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- ☆42Updated 3 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆48Updated 9 months ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- CPU Design Based on RISCV ISA☆110Updated 11 months ago
- SpinalHDL-tutorial based on Jupyter Notebook☆136Updated 11 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- ☆36Updated 6 years ago
- Vector processor for RISC-V vector ISA☆119Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆101Updated 4 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- FFT generator using Chisel☆59Updated 3 years ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- ☆67Updated 3 months ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆115Updated 12 years ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆28Updated 2 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- Various caches written in Verilog-HDL☆124Updated 10 years ago