thu-cs-lab / verilog-coding-standardLinks
Recommended coding standard of Verilog and SystemVerilog.
☆35Updated 3 years ago
Alternatives and similar repositories for verilog-coding-standard
Users that are interested in verilog-coding-standard are comparing it to the libraries listed below
Sorting:
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆37Updated 3 years ago
- CQU Dual Issue Machine☆37Updated last year
- Yet another toy CPU.☆92Updated last year
- 给NEMU移植Linux Kernel!☆18Updated 3 months ago
- QuardStar Tutorial is all you need !☆17Updated last year
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆117Updated 10 months ago
- My knowledge base☆66Updated this week
- Online judge server for Verilog | verilogoj.ustc.edu.cn☆81Updated last year
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆44Updated last year
- ☆24Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 10 months ago
- A Flexible Cache Architectural Simulator☆15Updated 9 months ago
- 龙芯杯21个人赛作品☆35Updated 3 years ago
- 第六届龙芯杯混元形意太极门战队作品☆18Updated 3 years ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆32Updated 3 years ago
- Being a full-stack hacker, RISCV, LLVM, and more.☆18Updated 3 years ago
- ☆20Updated 3 months ago
- This repo stores a more profound view of Computer Architecture: A Quantitative Approach that tells multi-tenancy, virtualize, fine graine…☆26Updated last year
- 计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位☆120Updated 11 months ago
- Lower chisel memories to SRAM macros☆12Updated last year
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- Introduction to Computer Systems (II), Spring 2021☆51Updated 4 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Updated 2 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated 2 years ago
- The MiniDecaf test cases.☆18Updated 3 months ago
- MIT6.175 & MIT6.375 Study Notes☆42Updated 2 years ago
- SoC for CQU Dual Issue Machine☆12Updated 2 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Updated 2 years ago
- Documentation for Digital Design course☆20Updated 3 months ago