thu-cs-lab / verilog-coding-standard
Recommended coding standard of Verilog and SystemVerilog.
☆33Updated 3 years ago
Alternatives and similar repositories for verilog-coding-standard:
Users that are interested in verilog-coding-standard are comparing it to the libraries listed below
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆34Updated 3 years ago
- 龙芯杯21个人赛作品☆34Updated 3 years ago
- My knowledge base☆42Updated this week
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆38Updated 6 months ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆111Updated 2 months ago
- A Flexible Cache Architectural Simulator☆13Updated last month
- A Symmetric Multiprocessing OS Kernel over RISC-V☆30Updated 2 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆46Updated 2 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆56Updated 2 years ago
- Backend & Frontend for JieLabs☆22Updated last year
- Introduction to Computer Systems (II), Spring 2021☆48Updated 3 years ago
- 第六届龙芯杯混元形意太极门战队作品☆17Updated 2 years ago
- A fast compiler for SysY code☆18Updated 2 years ago
- The MiniDecaf test cases.☆17Updated last year
- ☆33Updated 5 years ago
- Documentation for Digital Design course☆19Updated 6 months ago
- Online judge server for Verilog | verilogoj.ustc.edu.cn☆77Updated 7 months ago
- A toy compiler written in C++17 that translates SysY (a C-like toy language) into ARM-v7a assembly.☆137Updated 3 years ago
- 计算机组成原理课程32位监控程序☆48Updated 4 years ago
- A summarize of my projects.☆47Updated 7 months ago
- Yet another toy CPU.☆86Updated last year
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆37Updated last year
- Lower chisel memories to SRAM macros☆12Updated 10 months ago
- ☆22Updated last year
- Being a full-stack hacker, RISCV, LLVM, and more.☆18Updated 3 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated 11 months ago
- Project template for Artix-7 based Thinpad board☆45Updated last year
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆18Updated 5 months ago
- CPU micro benchmarks☆44Updated this week
- a compiler for CSC-Compiler-2022☆13Updated 2 years ago