thu-cs-lab / verilog-coding-standardLinks
Recommended coding standard of Verilog and SystemVerilog.
☆34Updated 3 years ago
Alternatives and similar repositories for verilog-coding-standard
Users that are interested in verilog-coding-standard are comparing it to the libraries listed below
Sorting:
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆36Updated 3 years ago
- CQU Dual Issue Machine☆35Updated last year
- Yet another toy CPU.☆91Updated last year
- My knowledge base☆63Updated this week
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆117Updated 9 months ago
- 给NEMU移植Linux Kernel!☆18Updated 2 months ago
- A Flexible Cache Architectural Simulator☆14Updated 7 months ago
- 龙芯杯21个人赛作品☆35Updated 3 years ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆32Updated 3 years ago
- Lower chisel memories to SRAM macros☆12Updated last year
- Paging Debug tool for GDB using python☆13Updated 3 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆44Updated last year
- ☆20Updated 2 months ago
- ☆24Updated last year
- PA + Labs for Operating Systems 2019 course in NJU taught by JYY.☆12Updated 5 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- QuardStar Tutorial is all you need !☆17Updated 10 months ago
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Updated 2 years ago
- SoC for CQU Dual Issue Machine☆12Updated 2 years ago
- 计算机组成原理课程32位监控程序☆50Updated 5 years ago
- Being a full-stack hacker, RISCV, LLVM, and more.☆18Updated 3 years ago
- 第六届龙芯杯混元形意太极门战队作品☆18Updated 3 years ago
- A toy compiler written in C++17 that translates SysY (a C-like toy language) into ARM-v7a assembly.☆139Updated 3 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆20Updated 3 weeks ago
- A summary of my projects☆49Updated last month
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Updated 2 years ago
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Updated 4 years ago
- This repo stores a more profound view of Computer Architecture: A Quantitative Approach that tells multi-tenancy, virtualize, fine graine…☆25Updated last year