thu-cs-lab / verilog-coding-standardLinks
Recommended coding standard of Verilog and SystemVerilog.
☆34Updated 3 years ago
Alternatives and similar repositories for verilog-coding-standard
Users that are interested in verilog-coding-standard are comparing it to the libraries listed below
Sorting:
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆37Updated 3 years ago
- Yet another toy CPU.☆92Updated last year
- 给NEMU移植Linux Kernel!☆18Updated 2 months ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆32Updated 3 years ago
- 龙芯杯21个人赛作品☆35Updated 3 years ago
- CQU Dual Issue Machine☆37Updated last year
- QuardStar Tutorial is all you need !☆17Updated 11 months ago
- My knowledge base☆63Updated last week
- 计算机组成原理课程32位监控程序☆50Updated 5 years ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆117Updated 9 months ago
- This repo stores a more profound view of Computer Architecture: A Quantitative Approach that tells multi-tenancy, virtualize, fine graine…☆26Updated last year
- HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.☆10Updated last year
- Documentation for Router Lab☆68Updated 2 months ago
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Updated 4 years ago
- 第六届龙芯杯混元形意太极门战队作品☆18Updated 3 years ago
- BOOM's Simulation Accelerator.☆14Updated 3 years ago
- A Flexible Cache Architectural Simulator☆14Updated 8 months ago
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Updated 3 years ago
- Lower chisel memories to SRAM macros☆12Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 9 months ago
- The MiniDecaf test cases.☆18Updated 3 months ago
- a compiler for CSC-Compiler-2022☆13Updated 3 years ago
- nscscc2018☆26Updated 6 years ago
- Being a full-stack hacker, RISCV, LLVM, and more.☆18Updated 3 years ago
- 《计算机设计与实践》测试框架☆18Updated 3 years ago
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆63Updated 3 years ago
- An optimizing compiler targeting armv7 and risc-v32☆61Updated 6 months ago
- 项目的主仓库☆25Updated 2 years ago
- Paging Debug tool for GDB using python☆13Updated 3 years ago