thu-cs-lab / verilog-coding-standardLinks
Recommended coding standard of Verilog and SystemVerilog.
☆35Updated 4 years ago
Alternatives and similar repositories for verilog-coding-standard
Users that are interested in verilog-coding-standard are comparing it to the libraries listed below
Sorting:
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆37Updated 3 years ago
- 给NEMU移植Linux Kernel!☆21Updated 4 months ago
- CQU Dual Issue Machine☆37Updated last year
- 龙芯杯21个人赛作品☆35Updated 4 years ago
- A Flexible Cache Architectural Simulator☆15Updated last month
- My knowledge base☆71Updated this week
- Yet another toy CPU.☆92Updated last year
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆117Updated 11 months ago
- 第六届龙芯杯混元形意太极门战队作品☆18Updated 3 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 3 weeks ago
- QuardStar Tutorial is all you need !☆17Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Updated 3 years ago
- Introduction to Computer Systems (II), Spring 2021☆52Updated 4 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Updated last year
- Online judge server for Verilog | verilogoj.ustc.edu.cn☆82Updated last year
- Documentation for Router Lab☆68Updated last week
- BOOM's Simulation Accelerator.☆14Updated 3 years ago
- ☆20Updated 4 months ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆14Updated 4 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last week
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated 2 years ago
- 《计算机设计与实践》测试框架☆17Updated 3 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆22Updated last month
- HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.☆10Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆82Updated 2 years ago
- MIT6.175 & MIT6.375 Study Notes☆44Updated 2 years ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆32Updated 3 years ago
- nscscc2018☆26Updated 7 years ago