Recommended coding standard of Verilog and SystemVerilog.
☆36Oct 21, 2021Updated 4 years ago
Alternatives and similar repositories for verilog-coding-standard
Users that are interested in verilog-coding-standard are comparing it to the libraries listed below
Sorting:
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Feb 25, 2026Updated last week
- ☆16Mar 18, 2025Updated 11 months ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆16Sep 27, 2022Updated 3 years ago
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- ☆22Nov 3, 2025Updated 4 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Nov 24, 2025Updated 3 months ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- My knowledge base☆80Updated this week
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆37Jan 26, 2022Updated 4 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 29, 2024Updated last year
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Aug 21, 2018Updated 7 years ago
- Introduction to homotopy type theory (reading course), LP2 2023, offered via DAT235/DIT577: Research-oriented course in Computer Science …☆14Apr 17, 2024Updated last year
- 无需配置特定环境，在 Docker 容器环境中编译 linux-2.6.26，并在宿主机的 qemu 中运行☆13Jul 16, 2024Updated last year
- Pipelined 64-bit RISC-V core☆15Mar 7, 2024Updated last year
- Build edk2 development and debugging environment under win10, for recording some notes and writing self tools.☆13Aug 14, 2022Updated 3 years ago
- HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.☆10Mar 8, 2024Updated last year
- rust-writing-os course of https://rust.os2edu.cn☆11Apr 29, 2022Updated 3 years ago
- Simple UVM environment for experimenting with Verilator.☆28Feb 18, 2026Updated 2 weeks ago
- gem5 相关中文笔记☆17Dec 2, 2021Updated 4 years ago
- Tracker for books I've read. Looking for suggestion and inspirational for others. :)☆11Feb 11, 2026Updated 3 weeks ago
- Documentation for TCP Lab☆12May 20, 2025Updated 9 months ago
- Pipelined MIPS CPU（course assignment for BUAA-Computer-Organization）☆22Feb 5, 2022Updated 4 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Feb 20, 2024Updated 2 years ago
- PA + Labs for Operating Systems 2019 course in NJU taught by JYY.☆12Aug 6, 2019Updated 6 years ago
- Advanced Architecture Labs with CVA6☆78Jan 16, 2024Updated 2 years ago
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year
- Public-facing course info for program analysis materials.☆43Dec 4, 2025Updated 3 months ago
- USTC OSH 2024 Course Homepage☆15May 17, 2024Updated last year
- Official page for 18-847C (Spring '22): Data Center Computing☆15Apr 19, 2022Updated 3 years ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Aug 20, 2022Updated 3 years ago
- 重庆大学计算机组成原理、硬件综合设计实验材料。☆17Jan 11, 2023Updated 3 years ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Mar 29, 2025Updated 11 months ago
- NUDT 高级计算机网络实验：基于UDP的可靠传输☆18Jan 8, 2024Updated 2 years ago
- Lab material for the three week course on builiding a RISC-V microprocessor☆20Jan 14, 2026Updated last month
- Chisel NVMe controller☆25Nov 24, 2022Updated 3 years ago
- Compiler development environment.☆21Feb 16, 2026Updated 2 weeks ago