thu-cs-lab / verilog-coding-standard
Recommended coding standard of Verilog and SystemVerilog.
☆33Updated 3 years ago
Alternatives and similar repositories for verilog-coding-standard:
Users that are interested in verilog-coding-standard are comparing it to the libraries listed below
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆34Updated 3 years ago
- 龙芯杯21个人赛作品☆34Updated 3 years ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆30Updated 2 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆38Updated 6 months ago
- A Flexible Cache Architectural Simulator☆13Updated 2 months ago
- Backend & Frontend for JieLabs☆22Updated last year
- A summarize of my projects.☆47Updated 8 months ago
- Yet another toy CPU.☆86Updated last year
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆38Updated last year
- My knowledge base☆42Updated this week
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆111Updated 3 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆46Updated 3 months ago
- Paging Debug tool for GDB using python☆13Updated 2 years ago
- 第六届龙芯杯混元形意太极门战队作品☆17Updated 2 years ago
- Documentation for Digital Design course☆19Updated this week
- Project template for Artix-7 based Thinpad board☆45Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆56Updated 2 years ago
- ☆33Updated 5 years ago
- ☆32Updated last year
- Documentation for TCP Lab☆11Updated this week
- Source-level operating system debugging tool that supports debugging kernel and multiple user processes synchronously. VSCode integration…☆35Updated 2 months ago
- 计算机组成原理课程32位监控程序☆48Updated 4 years ago
- Implements kernels with RISC-V Vector☆21Updated last year
- 《计算机设计与实践》测试框架☆15Updated 2 years ago
- Lower chisel memories to SRAM macros☆12Updated 10 months ago
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- 基于龙芯FPGA开发板的计算机综合系统实验☆25Updated 6 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated 11 months ago
- ☆25Updated last year
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Updated 4 years ago