thu-cs-lab / verilog-coding-standard
Recommended coding standard of Verilog and SystemVerilog.
☆34Updated 3 years ago
Alternatives and similar repositories for verilog-coding-standard:
Users that are interested in verilog-coding-standard are comparing it to the libraries listed below
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆34Updated 3 years ago
- 龙芯杯21个人赛作品☆35Updated 3 years ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆30Updated 2 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆48Updated 6 months ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆116Updated 6 months ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆38Updated 9 months ago
- ☆34Updated 5 years ago
- Documentation for TCP Lab☆12Updated last week
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated last year
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Updated 2 years ago
- A fast compiler for SysY code☆18Updated 2 years ago
- My knowledge base☆52Updated last week
- An emulator to run mips executable and to differentially validate noop.☆7Updated 3 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆47Updated last year
- CQU Dual Issue Machine☆36Updated 10 months ago
- 给NEMU移植Linux Kernel!☆14Updated last month
- Yet another toy CPU.☆91Updated last year
- Documentation for Digital Design course☆20Updated 2 months ago
- 第六届龙芯杯混元形意太极门战队作品☆17Updated 2 years ago
- Lower chisel memories to SRAM macros☆12Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆78Updated last year
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆22Updated 8 months ago
- 《计算机设计与实践》测试框架☆15Updated 2 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- 计算机组成原理课程32位监控程序☆48Updated 4 years ago
- Source-level operating system debugging tool that supports debugging kernel and multiple user processes synchronously. VSCode integration…☆38Updated 3 weeks ago
- hardware & software prefetcher☆23Updated last year
- ☆35Updated last year
- A Flexible Cache Architectural Simulator☆14Updated 4 months ago