thu-cs-lab / verilog-coding-standardLinks
Recommended coding standard of Verilog and SystemVerilog.
☆36Updated 4 years ago
Alternatives and similar repositories for verilog-coding-standard
Users that are interested in verilog-coding-standard are comparing it to the libraries listed below
Sorting:
- CQU Dual Issue Machine☆38Updated last year
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆37Updated 4 years ago
- My knowledge base☆78Updated last week
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10Updated 4 years ago
- 给NEMU移植Linux Kernel!☆22Updated 8 months ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆50Updated 2 years ago
- Introduction to Computer Systems (II), Spring 2021☆52Updated 4 years ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Updated last year
- 第六届龙芯杯混元形意太极门战队作品☆18Updated 3 years ago
- 龙芯杯21个人赛作品☆36Updated 4 years ago
- Yet another toy CPU.☆92Updated 2 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆51Updated last month
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- Online judge server for Verilog | verilogoj.ustc.edu.cn☆82Updated 2 months ago
- QuardStar Tutorial is all you need !☆18Updated last year
- HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.☆10Updated last year
- ☆35Updated 6 years ago
- A Flexible Cache Architectural Simulator☆16Updated 4 months ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Updated 2 years ago
- ☆22Updated 3 months ago
- BOOM's Simulation Accelerator.☆13Updated 4 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Updated last year
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Updated 3 years ago
- Lower chisel memories to SRAM macros☆13Updated last year
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Updated last month
- SoC for CQU Dual Issue Machine☆12Updated 3 years ago
- 计算机组成原理课程32位监控程序☆50Updated 5 years ago
- nscscc2018☆27Updated 7 years ago
- Implementing the Precise Runahead (HPCA'20) in gem5☆13Updated 2 years ago
- ☆30Updated last year