thu-cs-lab / verilog-coding-standardLinks
Recommended coding standard of Verilog and SystemVerilog.
☆34Updated 3 years ago
Alternatives and similar repositories for verilog-coding-standard
Users that are interested in verilog-coding-standard are comparing it to the libraries listed below
Sorting:
- 龙芯杯21个人赛作品☆36Updated 3 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆36Updated 3 years ago
- Yet another toy CPU.☆91Updated last year
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆31Updated 3 years ago
- A summary of my projects☆49Updated 3 months ago
- Lower chisel memories to SRAM macros☆12Updated last year
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆42Updated 10 months ago
- ☆34Updated 5 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated last year
- A Flexible Cache Architectural Simulator☆14Updated 6 months ago
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Updated 4 years ago
- My knowledge base☆55Updated last week
- 第六届龙芯杯混元形意太极门战队作品☆17Updated 3 years ago
- CQU Dual Issue Machine☆36Updated 11 months ago
- compiler of Sysy2022, a programming language for ..what?☆5Updated 10 months ago
- This repo stores a more profound view of Computer Architecture: A Quantitative Approach that tells multi-tenancy, virtualize, fine graine…☆25Updated last year
- Documentation for TCP Lab☆12Updated last month
- 给NEMU移植Linux Kernel!☆18Updated 2 weeks ago
- The MiniDecaf test cases.☆17Updated last month
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 7 months ago
- An optimizing compiler targeting armv7 and risc-v32☆61Updated 4 months ago
- ☆20Updated 3 weeks ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆116Updated 7 months ago
- Being a full-stack hacker, RISCV, LLVM, and more.☆17Updated 3 years ago
- Documentation for Digital Design course☆20Updated last week
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- Paging Debug tool for GDB using python☆13Updated 3 years ago
- BOOM's Simulation Accelerator.☆14Updated 3 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆17Updated 3 weeks ago