tactcomplabs / rev
RISC-V SST CPU Component
☆20Updated this week
Alternatives and similar repositories for rev:
Users that are interested in rev are comparing it to the libraries listed below
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- ☆12Updated 11 months ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆59Updated 2 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆49Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆60Updated last year
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆99Updated 9 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆66Updated 5 years ago
- Tutorial Material from the SST Team☆19Updated 8 months ago
- ☆20Updated last year
- ☆15Updated last year
- ☆86Updated 10 months ago
- ☆24Updated 4 months ago
- ☆89Updated 11 months ago
- A polyhedral compiler for hardware accelerators☆55Updated 6 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆18Updated 4 years ago
- A hardware synthesis framework with multi-level paradigm☆36Updated 3 weeks ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆53Updated last week
- CGRA framework with vectorization support.☆21Updated this week
- Project repo for the POSH on-chip network generator☆43Updated last year
- ☆38Updated 2 weeks ago
- ☆33Updated 3 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆117Updated 4 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆57Updated 7 months ago