tactcomplabs / rev
RISC-V SST CPU Component
☆20Updated last week
Related projects ⓘ
Alternatives and complementary repositories for rev
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆37Updated 5 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆56Updated last month
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Tutorial Material from the SST Team☆18Updated 6 months ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆49Updated 5 years ago
- ☆20Updated last year
- ☆87Updated 8 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆59Updated 11 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆63Updated 5 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- ☆84Updated 9 months ago
- The OpenPiton Platform☆26Updated last year
- Public release☆46Updated 5 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- Heterogeneous simulator for DECADES Project☆29Updated 5 months ago
- ☆15Updated last year
- Introductory examples for using PYNQ with Alveo☆48Updated last year
- Fork of gem5 with support for manycore architectures. Includes models and scripts to evaluate a software-defined-vector architecture.☆11Updated 3 years ago
- ☆33Updated 3 years ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 7 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆116Updated 4 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆18Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆57Updated 3 months ago
- FPGA version of Rodinia in HLS C/C++☆31Updated 3 years ago