tactcomplabs / revLinks
RISC-V SST CPU Component
☆24Updated last week
Alternatives and similar repositories for rev
Users that are interested in rev are comparing it to the libraries listed below
Sorting:
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆73Updated this week
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- ordspecsim: The Swarm architecture simulator☆25Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆75Updated 6 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- ☆13Updated 2 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆51Updated 8 years ago
- ☆92Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆112Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- ☆15Updated 2 years ago
- CGRA framework with vectorization support.☆33Updated this week
- ☆86Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 9 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆135Updated last month
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- ☆59Updated last week
- RISC-V Matrix Specification☆22Updated 7 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆35Updated last month
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆154Updated 2 years ago
- Public release☆54Updated 5 years ago
- The OpenPiton Platform☆29Updated 2 years ago
- Next generation CGRA generator☆112Updated this week
- ☆24Updated 4 years ago
- Championship Value Prediction (CVP) simulator.☆17Updated 4 years ago