tactcomplabs / revLinks
RISC-V SST CPU Component
☆24Updated this week
Alternatives and similar repositories for rev
Users that are interested in rev are comparing it to the libraries listed below
Sorting:
- ☆11Updated 3 weeks ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- Tutorial Material from the SST Team☆19Updated this week
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆72Updated 3 weeks ago
- ☆15Updated 2 years ago
- ☆35Updated 4 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆28Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆110Updated last year
- ☆86Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated last month
- CGRA framework with vectorization support.☆30Updated 3 weeks ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Project repo for the POSH on-chip network generator☆46Updated 2 months ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆21Updated 11 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆56Updated 3 years ago
- ☆59Updated last week
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- ☆91Updated last year
- The OpenPiton Platform☆28Updated 2 years ago
- A hardware synthesis framework with multi-level paradigm☆39Updated 4 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆28Updated 8 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 2 weeks ago