Python iterface for Cadence LEF/DEF parser.
☆35Oct 31, 2023Updated 2 years ago
Alternatives and similar repositories for lefdef-python
Users that are interested in lefdef-python are comparing it to the libraries listed below
Sorting:
- iccad contest 2022 problem B☆16Sep 4, 2022Updated 3 years ago
- Parser for LEF library files☆38Sep 22, 2020Updated 5 years ago
- SMT-based-STDCELL-Layout-Generator☆18Sep 30, 2021Updated 4 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆194May 19, 2025Updated 10 months ago
- ☆19Nov 29, 2022Updated 3 years ago
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- Library Exchange Format (LEF) and Design Exchange Format (DEF)☆25Aug 13, 2020Updated 5 years ago
- liberty parser (For parsing IC timing lib file)☆68Jul 24, 2023Updated 2 years ago
- ☆61Mar 8, 2021Updated 5 years ago
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 6 years ago
- These benchmarks were used as a part of the ICCAD23 Contest Problem C ML for static IR drop prediction☆17Feb 22, 2024Updated 2 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12May 24, 2019Updated 6 years ago
- Power grid analysis☆20Aug 5, 2020Updated 5 years ago
- OpenROAD's Chatbot Assistant☆37Updated this week
- ISPD26 Contest: Post-Placement Buffering and Sizing☆29Feb 13, 2026Updated last month
- Mirror of the Si2 LEF/DEF parser (v5.8)☆19Oct 8, 2021Updated 4 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Apr 23, 2023Updated 2 years ago
- A Python and SKILL Framework for Cadence Virtuoso☆49Dec 13, 2025Updated 3 months ago
- An OASIS and GDS2 (chip layout format) binary dump tool for debugging☆46Dec 5, 2017Updated 8 years ago
- A verified Implementation of a mini prolog☆17Nov 27, 2022Updated 3 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆25May 22, 2022Updated 3 years ago
- A RISC-V RV32 model ready for SMT program synthesis.☆12Jun 23, 2021Updated 4 years ago
- ☆51Jan 3, 2024Updated 2 years ago
- ☆99Jun 24, 2025Updated 8 months ago
- ☆25Nov 2, 2025Updated 4 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆82Jun 11, 2025Updated 9 months ago
- An open-source EDA infrastructure and tools from netlist to GDS☆491Mar 11, 2026Updated last week
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆49Jan 23, 2021Updated 5 years ago
- Mirror of Synopsys's Liberty parser library☆24Jul 6, 2018Updated 7 years ago
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆21Sep 25, 2025Updated 5 months ago
- LAYout with Gridded Objects☆32Jun 18, 2020Updated 5 years ago
- repository for a bandgap voltage reference in SKY130 technology☆42Jan 20, 2023Updated 3 years ago
- ☆25Dec 16, 2020Updated 5 years ago
- My personal Electronics projects versioning repo.☆13Dec 9, 2013Updated 12 years ago
- LAYout with Gridded Objects v2☆67Jun 22, 2025Updated 8 months ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 12 years ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆64Mar 17, 2025Updated last year
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆18Jul 21, 2020Updated 5 years ago
- Collection of digital hardware modules & projects (benchmarks)☆85Feb 27, 2026Updated 3 weeks ago