ruykaji / lefdef-pythonLinks
Python iterface for Cadence LEF/DEF parser.
☆20Updated last year
Alternatives and similar repositories for lefdef-python
Users that are interested in lefdef-python are comparing it to the libraries listed below
Sorting:
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆30Updated 2 weeks ago
- ☆44Updated last year
- Parser for LEF library files☆37Updated 4 years ago
- A Design Rule Checker with GPU Acceleration☆51Updated last year
- Circuit release of the MAGICAL project☆34Updated 5 years ago
- ☆24Updated 4 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆56Updated 4 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- ☆33Updated 4 years ago
- A LEF/DEF Utility.☆31Updated 5 years ago
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆170Updated last month
- SMT-based-STDCELL-Layout-Generator☆18Updated 3 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- ☆48Updated 3 weeks ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆57Updated 5 years ago
- Source code for LEF/DEF☆11Updated 6 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆45Updated last week
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆21Updated 2 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆42Updated 7 months ago
- Analog Placement Quality Prediction☆21Updated 2 years ago
- A parallel global router using the Galois framework☆29Updated last year
- ☆44Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆50Updated 5 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆136Updated 2 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆119Updated 2 years ago
- ☆20Updated 2 years ago
- DATC RDF☆50Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 9 months ago