ruykaji / lefdef-pythonLinks
Python iterface for Cadence LEF/DEF parser.
☆33Updated 2 years ago
Alternatives and similar repositories for lefdef-python
Users that are interested in lefdef-python are comparing it to the libraries listed below
Sorting:
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆190Updated 8 months ago
- ☆50Updated 2 years ago
- Machine Generated Analog IC Layout☆267Updated last year
- ☆40Updated 4 years ago
- Parser for LEF library files☆38Updated 5 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Updated 2 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆54Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆156Updated 3 weeks ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆78Updated 7 months ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆26Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆137Updated last year
- ☆95Updated 7 months ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆34Updated 2 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆61Updated 7 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆31Updated 3 years ago
- ☆160Updated 3 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Updated 2 years ago
- Source code for LEF/DEF☆11Updated 7 years ago
- ☆61Updated 4 years ago
- ☆74Updated 3 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Updated last year
- HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.☆149Updated 2 years ago
- A Design Rule Checker with GPU Acceleration☆61Updated 2 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆61Updated last year
- ☆21Updated 2 years ago
- ☆10Updated 9 months ago
- ☆50Updated last year
- RePlAce global placement tool☆246Updated 5 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆88Updated last year
- Analog Placement Quality Prediction☆25Updated 2 years ago