ruykaji / lefdef-pythonLinks
Python iterface for Cadence LEF/DEF parser.
☆30Updated 2 years ago
Alternatives and similar repositories for lefdef-python
Users that are interested in lefdef-python are comparing it to the libraries listed below
Sorting:
- GT3 PDK☆20Updated 2 months ago
- Parser for LEF library files☆38Updated 5 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆189Updated 8 months ago
- These benchmarks were used as a part of the ICCAD23 Contest Problem C ML for static IR drop prediction☆16Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆154Updated this week
- Source code for LEF/DEF☆11Updated 7 years ago
- Machine Generated Analog IC Layout☆264Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Updated 2 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆77Updated 7 months ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Updated 2 years ago
- A Design Rule Checker with GPU Acceleration☆61Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆86Updated last year
- ☆49Updated last year
- ☆48Updated 2 years ago
- ☆91Updated 7 months ago
- HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.☆146Updated 2 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆31Updated 3 years ago
- A parallel global router using the Galois framework☆30Updated 2 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆53Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆54Updated last year
- ☆72Updated 2 months ago
- ☆159Updated 3 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆18Updated 4 years ago
- Artificial Netlist Generator☆46Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆60Updated 7 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆136Updated last year
- ☆186Updated 4 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆59Updated 5 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆108Updated last year
- Analog Placement Quality Prediction☆25Updated 2 years ago