ruykaji / lefdef-python
Python iterface for Cadence LEF/DEF parser.
☆15Updated last year
Alternatives and similar repositories for lefdef-python:
Users that are interested in lefdef-python are comparing it to the libraries listed below
- ☆36Updated 9 months ago
- Source code for LEF/DEF☆11Updated 6 years ago
- ☆17Updated last year
- ☆23Updated 3 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 2 years ago
- Parser for LEF library files☆29Updated 4 years ago
- A Design Rule Checker with GPU Acceleration☆47Updated last year
- A parallel global router using the Galois framework☆27Updated last year
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆53Updated 4 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆20Updated 6 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆150Updated 2 weeks ago
- HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.☆90Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆98Updated 10 months ago
- ☆51Updated 3 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- ☆68Updated last month
- ☆24Updated last year
- Global Router Built for ICCAD Contest 2019☆29Updated 4 years ago
- Analog Placement Quality Prediction☆20Updated last year
- A LEF/DEF Utility.☆27Updated 5 years ago
- EDA physical synthesis optimization kit☆50Updated last year
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆117Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆32Updated this week
- SMT-based-STDCELL-Layout-Generator☆16Updated 3 years ago
- DATC RDF☆49Updated 4 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆79Updated last week
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆109Updated last month
- CUGR, VLSI Global Routing Tool Developed by CUHK☆125Updated last year
- ☆28Updated 3 years ago
- Bounded-Skew DME v1.3☆14Updated 6 years ago