ruykaji / lefdef-python
Python iterface for Cadence LEF/DEF parser.
☆15Updated last year
Alternatives and similar repositories for lefdef-python:
Users that are interested in lefdef-python are comparing it to the libraries listed below
- A Design Rule Checker with GPU Acceleration☆48Updated last year
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 2 years ago
- ☆17Updated last year
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆20Updated 6 years ago
- ☆37Updated 10 months ago
- Source code for LEF/DEF☆11Updated 6 years ago
- ☆24Updated 3 years ago
- A parallel global router using the Galois framework☆27Updated last year
- Parser for LEF library files☆30Updated 4 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆53Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆30Updated 4 years ago
- ☆24Updated last year
- Intel's Analog Detailed Router☆38Updated 5 years ago
- Circuit release of the MAGICAL project☆31Updated 5 years ago
- ☆20Updated 3 years ago
- SMT-based-STDCELL-Layout-Generator☆16Updated 3 years ago
- ☆52Updated 3 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆150Updated last month
- CUGR, VLSI Global Routing Tool Developed by CUHK☆128Updated last year
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆20Updated last year
- Analog Placement Quality Prediction☆20Updated last year
- ☆56Updated last week
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- ☆20Updated last month
- ☆28Updated 3 years ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆113Updated 2 months ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆117Updated last year
- A LEF/DEF Utility.☆27Updated 5 years ago
- An analytical VLSI placer☆28Updated 3 years ago