ruykaji / lefdef-pythonLinks
Python iterface for Cadence LEF/DEF parser.
☆27Updated 2 years ago
Alternatives and similar repositories for lefdef-python
Users that are interested in lefdef-python are comparing it to the libraries listed below
Sorting:
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆186Updated 6 months ago
- ☆47Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆139Updated 2 years ago
- GT3 PDK☆18Updated 2 weeks ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆66Updated 5 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆146Updated 5 months ago
- Parser for LEF library files☆38Updated 5 years ago
- ☆89Updated 5 months ago
- A Design Rule Checker with GPU Acceleration☆58Updated 2 years ago
- ☆49Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆53Updated last year
- Machine Generated Analog IC Layout☆260Updated last year
- ☆37Updated 4 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆139Updated 2 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 10 months ago
- Artificial Netlist Generator☆44Updated last year
- ☆67Updated last month
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.☆141Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆84Updated last year
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆25Updated last year
- ☆10Updated 7 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆56Updated 5 months ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆33Updated 2 years ago
- A parallel global router using the Galois framework☆30Updated 2 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆161Updated 7 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆107Updated last year
- Analog Placement Quality Prediction☆25Updated 2 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆126Updated 2 years ago