ruykaji / lefdef-pythonLinks
Python iterface for Cadence LEF/DEF parser.
☆26Updated 2 years ago
Alternatives and similar repositories for lefdef-python
Users that are interested in lefdef-python are comparing it to the libraries listed below
Sorting:
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆183Updated 5 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆142Updated 4 months ago
- Parser for LEF library files☆37Updated 5 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 9 months ago
- ☆88Updated 4 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆106Updated last year
- GT3 PDK☆18Updated last week
- Machine Generated Analog IC Layout☆257Updated last year
- ☆49Updated last year
- ☆34Updated 4 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆17Updated 4 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆66Updated 4 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- Analog Placement Quality Prediction☆25Updated 2 years ago
- Artificial Netlist Generator☆44Updated last year
- ☆47Updated last year
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆32Updated 2 years ago
- ☆61Updated last week
- Open Source Detailed Placement engine☆39Updated 5 years ago
- ☆59Updated 4 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆127Updated 2 years ago
- ☆151Updated 2 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆30Updated 3 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆53Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆138Updated 2 years ago
- A Design Rule Checker with GPU Acceleration☆58Updated 2 years ago
- The first version of TritonPart☆29Updated last year
- HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.☆134Updated 2 years ago