ruykaji / lefdef-pythonLinks
Python iterface for Cadence LEF/DEF parser.
☆28Updated 2 years ago
Alternatives and similar repositories for lefdef-python
Users that are interested in lefdef-python are comparing it to the libraries listed below
Sorting:
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆187Updated 7 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆73Updated 6 months ago
- Machine Generated Analog IC Layout☆262Updated last year
- HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.☆146Updated 2 years ago
- ☆90Updated 6 months ago
- GT3 PDK☆18Updated last month
- ☆48Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆140Updated 2 years ago
- A Design Rule Checker with GPU Acceleration☆58Updated 2 years ago
- ☆39Updated 4 years ago
- ☆49Updated last year
- ☆69Updated last month
- ☆156Updated 3 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆149Updated 6 months ago
- Artificial Netlist Generator☆45Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆59Updated 6 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆59Updated 11 months ago
- Parser for LEF library files☆38Updated 5 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆134Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆108Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆54Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆164Updated 7 months ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆127Updated 2 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆33Updated 2 years ago
- ☆323Updated last week
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆85Updated last year
- reference block design for the ASAP7nm library in Cadence Innovus☆53Updated last year
- ☆20Updated 11 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆140Updated 2 years ago
- ☆58Updated 4 years ago