1z2s3e4v / 3d-placerLinks
iccad contest 2022 problem B
☆16Updated 3 years ago
Alternatives and similar repositories for 3d-placer
Users that are interested in 3d-placer are comparing it to the libraries listed below
Sorting:
- ☆34Updated 4 years ago
- Problem B: 3D Placement with D2D Vertical Connections☆10Updated 3 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆50Updated 10 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆139Updated 3 months ago
- NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…☆40Updated 2 weeks ago
- ☆46Updated last year
- The first version of TritonPart☆28Updated last year
- ☆12Updated last year
- ☆23Updated last year
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆43Updated 6 years ago
- Encoder-decoder based generative networks for static and transient thermal analysis☆21Updated 2 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆28Updated 2 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆51Updated 3 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆59Updated 3 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆95Updated 2 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ICCAD-2021-B☆12Updated 4 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆129Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆177Updated 4 months ago
- ☆86Updated 3 months ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- ☆57Updated 4 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆72Updated 3 months ago
- VLSI EDA Global Router☆75Updated 7 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆56Updated 8 months ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆47Updated 4 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆30Updated 3 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year