1z2s3e4v / 3d-placerLinks
iccad contest 2022 problem B
☆15Updated 2 years ago
Alternatives and similar repositories for 3d-placer
Users that are interested in 3d-placer are comparing it to the libraries listed below
Sorting:
- Problem B: 3D Placement with D2D Vertical Connections☆9Updated 2 years ago
- 2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …☆39Updated last month
- ☆12Updated last year
- ICCAD-2021-B☆12Updated 3 years ago
- ☆10Updated 11 months ago
- The first version of TritonPart☆27Updated last year
- ☆33Updated 4 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆41Updated 6 years ago
- ☆44Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆42Updated 7 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆30Updated 2 weeks ago
- ☆38Updated 2 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆27Updated last year
- ☆20Updated 5 months ago
- ☆29Updated last year
- Encoder-decoder based generative networks for static and transient thermal analysis☆21Updated 2 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆46Updated 4 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆15Updated 3 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- ☆22Updated last year
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆13Updated 4 years ago
- ☆52Updated 3 weeks ago
- ☆24Updated 2 years ago
- GPU-based logic synthesis tool☆81Updated this week
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated last month
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆127Updated last week
- Python iterface for Cadence LEF/DEF parser.☆20Updated last year