1z2s3e4v / 3d-placerLinks
iccad contest 2022 problem B
☆15Updated 2 years ago
Alternatives and similar repositories for 3d-placer
Users that are interested in 3d-placer are comparing it to the libraries listed below
Sorting:
- Problem B: 3D Placement with D2D Vertical Connections☆9Updated 3 years ago
- ☆33Updated 4 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆43Updated 8 months ago
- ☆44Updated last year
- 2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …☆39Updated last month
- ☆12Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆128Updated 3 weeks ago
- The first version of TritonPart☆27Updated last year
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆33Updated last month
- ☆39Updated 2 years ago
- HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.☆117Updated last year
- ☆17Updated 10 months ago
- Encoder-decoder based generative networks for static and transient thermal analysis☆21Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- ☆20Updated 6 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆76Updated 10 months ago
- ICCAD-2021-B☆12Updated 3 years ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- ☆57Updated 4 years ago
- Artificial Netlist Generator☆39Updated last year
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆27Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆52Updated last month
- Mirror of the Si2 LEF/DEF parser (v5.8)☆16Updated 3 years ago
- ☆11Updated 11 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- ☆22Updated last year
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆46Updated 4 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last week