1z2s3e4v / 3d-placer
iccad contest 2022 problem B
☆14Updated 2 years ago
Alternatives and similar repositories for 3d-placer
Users that are interested in 3d-placer are comparing it to the libraries listed below
Sorting:
- Problem B: 3D Placement with D2D Vertical Connections☆9Updated 2 years ago
- ☆32Updated 3 years ago
- ☆11Updated 11 months ago
- The first version of TritonPart☆26Updated last year
- 2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …☆35Updated last week
- ☆43Updated last year
- ☆10Updated 9 months ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆41Updated 6 years ago
- ☆17Updated 8 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆21Updated last week
- Python iterface for Cadence LEF/DEF parser.☆18Updated last year
- ☆20Updated 4 months ago
- ☆22Updated 10 months ago
- Collection of digital hardware modules & projects (benchmarks)☆58Updated last week
- ☆24Updated last year
- Encoder-decoder based generative networks for static and transient thermal analysis☆21Updated 2 years ago
- ICCAD-2021-B☆12Updated 3 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆22Updated 8 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated 7 months ago
- ☆13Updated 10 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆37Updated 6 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆81Updated 2 weeks ago
- reference block design for the ASAP7nm library in Cadence Innovus☆43Updated 10 months ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆41Updated 4 years ago
- An open-source 3D IC design platform that leverages existing open EDA tools while incorporating tailored abstractions and customizations …☆27Updated 6 months ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆12Updated 3 years ago
- ☆30Updated 4 years ago
- ☆38Updated 2 years ago
- ☆29Updated last year
- CATCH 1.0, Initial full release of CATCH cost model.☆14Updated 2 months ago