1z2s3e4v / 3d-placerLinks
iccad contest 2022 problem B
☆14Updated 2 years ago
Alternatives and similar repositories for 3d-placer
Users that are interested in 3d-placer are comparing it to the libraries listed below
Sorting:
- Problem B: 3D Placement with D2D Vertical Connections☆9Updated 2 years ago
- ☆33Updated 4 years ago
- ☆12Updated 11 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆25Updated this week
- 2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …☆36Updated last week
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆27Updated last year
- ☆24Updated last year
- Encoder-decoder based generative networks for static and transient thermal analysis☆21Updated 2 years ago
- ☆22Updated 11 months ago
- ☆17Updated 8 months ago
- The first version of TritonPart☆26Updated last year
- ☆44Updated last year
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆41Updated 6 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- ☆20Updated 4 months ago
- ☆30Updated 4 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆39Updated 7 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆74Updated 9 months ago
- ☆10Updated 10 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆122Updated last week
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- GPU-based logic synthesis tool☆81Updated 10 months ago
- ☆38Updated 2 years ago
- Artificial Netlist Generator☆39Updated last year
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆22Updated 9 months ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆44Updated 4 years ago
- ICCAD-2021-B☆12Updated 3 years ago
- ☆13Updated 11 months ago